跳到主要內容

臺灣博碩士論文加值系統

(216.73.216.226) 您好!臺灣時間:2026/08/08 11:25
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:李永恆
研究生(外文):Yung-Hen Lee
論文名稱:可變速率裝置之省電考量
論文名稱(外文):Energy-Efficient Considerations on a Variable Bit-rate Device
指導教授:郭大維郭大維引用關係
指導教授(外文):Tei-Wei Kuo
學位類別:碩士
校院名稱:國立臺灣大學
系所名稱:資訊工程學研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2006
畢業學年度:94
語文別:英文
論文頁數:29
中文關鍵詞:可變速率裝置省電時間區間
外文關鍵詞:VBDVariable Bit-rateDeviceTime-sliceenergyefficient
相關次數:
  • 被引用被引用:0
  • 點閱點閱:160
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
可變速率裝置之省電考量是一個針對目前電腦所使用的網路卡裝置(LAN Device) 所設計的新的省電構思考量。它不只遵循目前工業界所使用的PCI-Express規格,而且更提供了一個省電設計與想法。在此研究中我們不僅設計新的硬體達到省電的目的,而其驅動軟體的時間區間(Time-Slice)設計,則提供了一個最短優先權的服務方式,此舉使得裝置不但具備省電能力而且又不致切換過度而造成浪費,並兼顧基本服務效能。在未來延伸性的應用上,其他的裝置(如VGA、USB、SATAT)仍可套用此方法在設計考量上。實驗結果證實我們的設計與方法,在模擬裝置的實驗上具有良好的省電效果。
Dynamic power management has been adopted in many systems to reduce the power consumption by changing the system state dynamically. This thesis explores energy efficiency for systems equipped with PCI Express devices, which are designed for low power consumption and high performance, compared to corresponding PCI devices. We propose a dynamic power management mechanism and a management policy for energy-efficiency considerations. A case study is exploited for a variable-bit-rate (VBD) LAN device under the PCI Express specification to provide dynamic packet transmission support. Simulation results show that the proposed mechanism and policy would reduce the system energy consumption substantially.
Contents
1 Introduction 4
2 System Architecture 7
2.1 PCI and PCI-Express Specifications . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.2 Variable-Bitrate PCI-Express LAN Devices . . . . . . . . . . . . . . . . . . . . . 10
3 An Energy-Efficient Design for Variable-Bitrate PCI-E Devices 13
3.1 Problem Definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
3.2 A Time-Slice-Based Transition Algorithm: The Basic Approach . . . . . . . . . . 15
3.3 A Revised Algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4 Performance Evaluation 22
5 Conclusion and Future work 26
Bibliography
[1] H. Aydin, R. Melhem, D. Moss´e, and P. Mej´ıa-Alvarez. Determining optimal processor speeds for
periodic real-time tasks with different power characteristics. In Proceedings of the IEEE EuroMicro
Conference on Real-Time Systems, pages 225–232, 2001.
[2] H. Aydin, R. Melhem, D. Moss´e, and P. Mej´ıa-Alvarez. Dynamic and aggressive scheduling techniques
for power-aware real-time systems. In Proceedings of the 22nd IEEE Real-Time Systems Symposium,
pages 95–105, 2001.
[3] N. Bansal, T. Kimbrel, and K. Pruhs. Dynamic speed scaling to manage energy and temperature. In
Proceedings of the Symposium on Foundations of Computer Science, pages 520–529, 2004.
[4] J. J. Brown, D. Z. Chen, G.W. Greenwood, X. Hu, and R.W. Taylor. Scheduling for power reduction in
a real-time system. In International Symposium on Low Power Electronics and Design, pages 84–87,
1997.
[5] J.-J. Chen, T.-W. Kuo, and H.-I. Lu. Power-saving scheduling for weakly dynamic voltage scaling
devices. In Workshop on Algorithms and Data Structures (WADS), pages 338–349, 2005.
[6] S. Irani, S. Shukla, and R. Gupta. Algorithms for power savings. In Proceedings of the Fourteenth Annual
ACM-SIAM Symposium on Discrete Algorithms, pages 37–46. Society for Industrial and Applied
Mathematics, 2003.
[7] T. Ishihara and H. Yasuura. Voltage scheduling problems for dynamically variable voltage processors.
In Proceedings of the International Symposium on Low Power Electronics and Design, pages 197–202,
1998.
[8] D.-I. Kang, S. P. Crago, and J. Suh. A fast resource synthesis technique for energy-efficient real-time
systems. In Proceedings of the 23rd IEEE Real-Time Systems Symposium, pages 225–234, 2002.
[9] W.-C. Kwon and T. Kim. Optimal voltage allocation techniques for dynamically variable voltage
processors. In Proceedings of the 40th Design Automation Conference, pages 125–130, 2003.
[10] L.Benini, A.Bogliolo, and G.D.Micheli. A survey of design techniques for system-level dynamic
power management. IEEE Transactions on VLSI Systems, 2000.
[11] J. R. Lorch and A. J. Smith. Scheduling techniques for reducing processor energy use in macos.
Wireless Networks, pages 311–324, 1997.
[12] Y.-H. Lu, E.-Y. Chung, T. Simunic, L. Benini, and G. D. Micheli. Quantitative comparison of power
management algorithms. In Design Automation and Test in Europe, 2000.
[13] P. Mej´ıa-Alvarez, E. Levner, and D. Moss´e. Adaptive scheduling server for power-aware real-time
tasks. ACM Transactions on Embedded Computing Systems, 3(2):284–306, 2004.
[14] PCI BUS POWER MANAGEMENT INTERFACE SPECIFICATION 1.1, December 1998.
[15] PCI EXPRESS BASE SPECIFICATION 1.0A, April 2003.
[16] PCI LOCAL BUS SPECIFICATION 2.3, March 2002.
[17] P. Pillai and K. G. Shin. Real-time dynamic voltage scaling for low-power embedded operating systems.
In Proceedings of the 18th ACM Symposium on Operating Systems Principles, pages 21–24,
2001.
[18] PUTTING IT ALL TOGETHER:INTELS WIRELESS-INTERNET-ON-A-CHIP, June 2001.
[19] G. Qu and M. Potkonjak. Power minimization using system-level partitioning of applications with
quality of service requirements. In ICCAD, pages 343–346, 1999.
[20] G. Quan and X. Hu. Minimum energy fixed-priority scheduling for variable voltage processor. In
Proceedings of the Design Automation and Test Europe Conference, pages 782–787, 2002.
[21] J. M. Rabaey, A. Chandrakasan, and B. Nikolic. Digital Integrated Circuits. Prentice Hall, 2nd edition,
2002.
[22] D. Shin, J. Kim, and S. Lee. Low-energy intra-task voltage scheduling using static timing analysis. In
Proceedings of the 38th Conference on Design Automation, pages 438–443. ACM Press, 2001.
[23] Y. Shin and K. Choi. Power conscious fixed priority scheduling for hard real-time systems. In Proceedings
of the 36th ACM/IEEE Conference on Design Automation Conference, pages 134–139. ACM
Press, 1999.
[24] Y. Shin and K. Choi. Power conscious fixed priority scheduling for hard real-time systems. In DAC,
pages 134–139, 1999.
[25] Y. Shin, K. Choi, and T. Sakurai. Power optimization of real-time embedded systems on variable
speed processors. In Proceedings of the 2000 IEEE/ACM International Conference on Computer-
Aided Design, pages 365–368. IEEE Press, 2000.
[26] M. Weiser, B. Welch, A. Demers, and S. Shenker. Scheduling for reduced cpu energy. In Symposium
on Operating Systems Design and Implementation, pages 13–23, 1994.
[27] F. Yao, A. Demers, and S. Shenker. A scheduling model for reduced CPU energy. In Proceedings of
the 36th Annual Symposium on Foundations of Computer Science, pages 374–382. IEEE, 1995.
[28] H.-S. Yun and J. Kim. On energy-optimal voltage scheduling for fixed-priority hard real-time systems.
ACM Transactions on Embedded Computing Systems, 2(3):393–430, Aug. 2003.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
1. 1.梁志文,大陸科技保護措施的著作權法保護制度、學說及其批判,萬國法律140期,2005年4月。
2. 1.梁志文,大陸科技保護措施的著作權法保護制度、學說及其批判,萬國法律140期,2005年4月。
3. 16.馮震宇,知識經濟時代之智慧財產權問題與挑戰,經社法制論叢30期,2002年7月。
4. 16.馮震宇,知識經濟時代之智慧財產權問題與挑戰,經社法制論叢30期,2002年7月。
5. 15.陳人傑,科技保護措施與著作權保護面面觀,智慧財產權管理第30期,2001年9月。
6. 15.陳人傑,科技保護措施與著作權保護面面觀,智慧財產權管理第30期,2001年9月。
7. 13.簡維克,美著作權局徵詢公眾第二波適用反規避條款除外規定之特定著作認定,智慧財產權48期,2002年12月。
8. 13.簡維克,美著作權局徵詢公眾第二波適用反規避條款除外規定之特定著作認定,智慧財產權48期,2002年12月。
9. 12.馮震宇,新著作權法重要修正內容與爭議問題簡介,月旦法學雜誌第101期,2003年。
10. 12.馮震宇,新著作權法重要修正內容與爭議問題簡介,月旦法學雜誌第101期,2003年。
11. 10.李憲珍,技術保護措施與反規避條款之探討—兼論衍生之不公平競爭之問題,全國律師第9卷第1期,2004年1月。
12. 10.李憲珍,技術保護措施與反規避條款之探討—兼論衍生之不公平競爭之問題,全國律師第9卷第1期,2004年1月。
13. 9.馮震宇,數位內容之保護與科技保護措施—法律、產業與政策的考量,月旦法學雜誌105期,2004年2月
14. 9.馮震宇,數位內容之保護與科技保護措施—法律、產業與政策的考量,月旦法學雜誌105期,2004年2月
15. 8.梁志文,科技保護措施著作權保護:歐洲的發展,萬國法律135期,2004年6月。