臺灣博碩士論文加值系統

正交分頻多工(OFDM)技術在新一代無線通訊系統佔有相當關鍵性的地位，它可提供高速數據傳輸，且適合操作在多重路徑所引起之頻率選擇性通道下;另一方面，多輸入多輸出(MIMO)技術可提升傳輸率及鏈路品質。因此，在新一代通訊系統中，MIMO-OFDM將成為極具有潛力之關鍵技術之一。在本論文中，吾人將使用快速雛形發展平台Aptix® MP3C，以及自行研發之平台，實現一2×2 MIMO-OFDM系統，其中基頻演算法部分將實現於平台之FPGA模組。在此系統中，吾人採用了兩種不同之時空演算法，分別為STBC及VBLAST。其餘演算法包括通道估計器，相位追蹤器，迴旋碼解碼器等，也將完整的實現於系統中。此外，吾人更進一步提出一套有系統的量化演算法，能在浮點數轉定點數時有效的壓抑量化誤差(quantization error)，並且同時最佳化所需之硬體資源利用。

In recent years, orthogonal frequency division multiplexing (OFDM) becomes a key technology in the development of new wireless communication systems, enabling high data rate transmission, and is suitable for frequency selective channels caused by multipath propagation. On the other hand, multiple-input multiple-output (MIMO) technique has a great potential of delivering either a dramatic increase of throughput or improvement of link quality. Combined with the MIMO technique, OFDM systems become more suited to next generation wireless communications. In this thesis, we propose a total solution for building up a 2×2 MIMO-OFDM system on two FPGA-based platforms: a fast prototyping platform Aptix® MP3CF and a self-designed platform. There are two space-time algorithms adopted in our system, including Space-Time Block Coding (STBC) and Vertical Bell Labs Layered Space-Time (VBLAST). Furthermore, since fixed-point computation is adopted in our system due to the cost and complexity of floating-point hardware, we also propose a quantization algorithm which can not only minimize the hardware resource requirement but also constrain the quantization error within a specified limit when converting floating-point arithmetic to fixed-point arithmetic.

Chinese Abstract I
English Abstract II
Acknowledgement III
Contents IV
List of Figures VIII
List of Tables XI
Acronym Glossary XII
1 Introduction 1
2 MIMO-OFDM Baseband Transceiver Architecture 4
2.1 Overview of MIMO-OFDM System 4
2.2 Transmitter Architecture 6
2.2.1 Convolutional Encoder 7
2.2.2 Interleaver / De-interleaver 8
2.2.3 Mapper / De-mapper 9
2.2.4 Preamble Channel and Frame Structure 9
2.2.5 Root Raised Cosine Filter 10
2.3 Receiver Architecture 11
2.3.1 Timing Synchronizer 12
2.3.2 Frequency Synchronizer 12
2.3.3 Channel Estimator 13
2.3.4 Phase Estimator 14
2.3.5 Viterbi Decoder 15
2.4 MIMO Techniques 18
2.4.1 Spatial Diversity Technique 18
2.4.2 Spatial Multiplexing Technique 20
2.5 Summary 22
3 MIMO-OFDM System Platforms 23
3.1 Fast Prototyping Platform 23
3.1.1 Aptix® System Explorer 24
3.1.2 FPGA Module 28
3.1.2.1 FPGA Overview 28
3.1.2.2 FPGA Design Flow 29
3.1.3 ‘C6701 DSP EVM 31
3.1.3.1 TMS320C6701 DSP Overview 32
3.1.3.2 DSP Design Flow 34
3.1.4 USB 2.0 Module 35
3.1.5 AD and DA Modules 36
3.1.6 Debugging Tools 37
3.2 Self-designed Platform 38
3.2.1 RF Module 39
3.2.2 AD and DA Modules 40
3.2.3 MAC/BB Platform 42
3.2.4 USB Interface 42
3.2.5 Debugging Tools 43
3.3 Summary 45
4 MIMO-OFDM System Realization 46
4.1 Design Flow 46
4.2 MATLAB Verification 47
4.2.1 Floating-Point Verification 48
4.2.2 Fixed-Point Verification 51
4.3 FPGA Realization 53
4.3.1 Design Principles 53
4.3.2 Circuit Design 55
4.3.2.1 Circuit Design of Transmitter 55
4.3.2.2 Circuit Design of Receiver 62
4.4 ModelSim simulation 71
4.5 Experimental Results 72
4.5.1 Fast Prototyping Platform 73
4.5.2 Self-designed Platform 74
4.6 Summary 76
5 Proposed Quantization Algorithm with Minimum Hardware Requirement 77
5.1 Introduction of Quantization 78
5.2 Previous work 80
5.3 Proposed Quantization Algorithm 81
5.3.1 Pre-quantization Works 81
5.3.2 Determine Hardware Resource Weightings 85
5.3.3 Determine Integer Lengths 87
5.3.4 Determine Fraction Lengths 88
5.3.4.1 Coarse Modification 89
5.3.4.2 Fine Modification 90
5.4 Simulation Results 91
5.5 Summary 95
6 Conclusion 96

Bibliography 98

[1] H. Yang, “A road to future broadband wireless access: MIMO-OFDM-based air interface,” Bell Labs Syst. Tech. J., vol. 1, pp. 41-59, Autumn 1996.
[2] S. M. Alamouti, “A simple transmit diversity technique for wireless communication,” IEEE JSAC, vol. 16, no. 8, pp. 1451–1458, Oct. 1998.
[3] G. J. Foschini, “Layered space-time architecture for wireless communication in a fading environment when using multiple antennas,” Bell Labs Syst. Tech. J., vol. 1, pp. 41-59, Autumn 1996.
[4] P. W. Wolnainsky, G. J. Foschini, G. D. Golden, and R. A. Valenzuela, "Detection algorithm and initial laboratory results using V-BLAST space-time communication architecture," Electronics Letters, vol. 35, pp. 14-16, Jan. 1999.
[5] R. van Nee and R. Prasad, OFDM for wireless multimedia communications, Boston: Artech House, 2000.
[6] R. D. Murch and K. B. Letaief, “Antenna systems for broadband wireless access,” IEEE Commun. Mag., vol. 40, pp. 76–83, Apr. 2002.
[7] G.. G.. Raleigh and J. M. Cioffi, “Spatio–temporal coding for wireless communications,” IEEE Trans. Commun., vol. 46, pp. 357–366, Mar. 1998.
[8] P. Vandenameele, L. V. D. Perre, M. G. E. Engels, and H. J. D. Man, “A combined OFDM/SDMA approach,” IEEE J. Sel. Areas Commun., vol. 18, pp. 2312–2321, Nov. 2000.
[9] J. Kim and J. Cioffi, “Spatial multiuser access with antenna diversity using singular value decomposition,” in Proc. IEEE ICC, vol. 3, pp. 1253–1257 2000.
[10] “Wireless LAN medium access control (MAC) and physical layer (PHY) specifications: High-speed physical layer in the 5 GHZ Band,” IEEE Std. 802.11a, Sept. 1999.
[11] A. van Zelst and T.C.W. Schenk, “Implementation of a MIMO OFDM-based wireless LAN system,” IEEE Trans. Signal Processing, vol. 52, Issue 2, pp. 483 – 494, Feb. 2004.
[12] A. N. Mody and G. L. Stüber, “Synchronization for MIMO OFDM systems,” in Proc. IEEE Global Commun. Conf., vol. 1, pp. 509–513, Nov. 2001.
[13] Y. Hara and Y. Kamio, “Initial synchronization techniques for antenna arrays in the presence of interference signals,” IEEE Conf. Vehicular Technology, vol. 4, pp. 1953-1957, Sept. 2002.
[14] V. Tarokh, N. Seshadri, and A. R. Calderbank, “Space-time codes for high data rate wireless communication: Performance criterion and code construction,” IEEE Trans. Inform Theory, vol. 44, pp. 744–756, Mar. 1998.
[15] G. J. Foschini and M. J. Gans, “On limits of wireless communications in a fading environment when using multiple antennas,” Wireless Pers. Commun., vol. 6, no. 3, pp. 311–335, Mar. 1998.
[16] A. van Zelst, “Space division multiplexing algorithms,” in Proc. 10th Mediterranean Electrotech. Conf., vol. 3, 2000, pp. 1218–1221.
[17] M. Sellathurai and S. Haykin, “A nonlinear iterative beamforming technique for wireless communications,” in 33rd Asilomar Conf. on Signals, Syst., and Comput., vol. 2, pp. 957–961, Pacific Grove, CA, Oct. 1999.
[18] D. Lashin and B. Cisneros, “System explorer MP3C reference guide,” Aptix Inc., August 1999.
[19] J. Bhasker, A VHDL Primer, Englewood Cliffs, NJ: Prentice-Hall, 1998.
[20] 林傳生，使用VHDL電路設計語言之數位電路設計，儒林，2000.
[21] 國家晶片系統設計中心, Xilinx (PC), July 2004.
[22] 國家晶片系統設計中心, VHDL, July 2004.
[23] 鄭信源，Verilog硬體描述語言數位電路設計實務，儒林，2000.
[24] Taxes Instrument, “Code composer studio getting started guide,” spru509, May 2001.
[25] Cypress Semiconductor Corporation, “CY768013 / EZ-USB FX2 USB micro- controller / High-speed USB peripheral controller,” June 2002.
[26] L.B. Jackson, “On the interaction of roundoff noise and dynamic range in digital filters,” Bell System Technical J., pp. 159-183, Feb. 1970.
[27] A.V. Oppenheim, R.W. Schafer, and J.R. Buck, Discrete-Time Signal Processing, second ed. Prentice Hall, 1999.
[28] K.H. Chang and W.G. Bliss, “Finite word-length effects of pipelined recursive digital filters,” IEEE Trans. Signal Processing, vol. 42, no. 8, pp. 1983-1995, Aug. 1994.
[29] L.B. Jackson, K.H. Chang, and W.G. Bliss, “Comments on ’Finite word-length effects of pipelined recursive digital filters,” IEEE Trans. Signal Processing, vol. 43, no. 12, pp. 3031-3032, Dec. 1995.
[30] R.M. Gray and D.L. Neuhoff, “Quantization,” IEEE Trans. Information Theory, vol. 44, no. 6, pp. 2325-2383, Oct. 1998.
[31] C. Shi, “Statistical method for floating-point to fixed-point conversion,” MS thesis, Electrical Eng. and Computer Science Dept., Univ. of California, Berkeley, 2002.
[32] W. Sung and K.I. Kum, “Simulation-based word-length optimization method for fixed-point digital signal processing systems,” IEEE Trans. Signal Processing, vol. 43, no. 12, Dec. 1995.
[33] S. Kim and W. Sung, “Fixed-point error analysis and wordlength optimization of a distributed arithmetic based 8X8 2D-IDCT architecture,” Proc. Workshop VLSI Signal Processing, IX, pp. 398-407, 1996.
[34] H. Keding, M. Willems, M. Coors, and H. Meyr, “FRIDGE: A fixed-point design and simulation environment,” Proc. Design, Automation, and Test in Europe, pp. 429-435, 1998.
[35] S. Roy, and P. Banerjee, “An algorithm for trading off quantization error with hardware resources for MATLAB-based FPGA design,” IEEE Trans. Computers, vol. 54, Issue 7, pp. 886 – 896, July. 2005.