[1]JEDEC, "Power and Temperature Cycling," JEDEC Standard JESD22-A105C, Solid State Technology Association, 2004
[2]B. L. Chen, X. Q. Shi, G. Y. Li, K. H. Ang, and J. P Pickering, "Rapid Temperature Cycling Methodology for Reliability Assessment of Solder Interconnection in Tape Ball Grid Array Assembly," Trans. ASME, J. Electron. Packag., 127, pp. 466-473, 2005.
[3]John H. Lau, Solder Joint Reliability, Van Nostrand Reinhold, New York, 1991.
[4]Q. Yu, M. Shiratori, and Y. Ohshima, "A Study of the Effects of BGA Solder Geometry on Fatigue Life and Reliability Assessment," Proceeding of Thermal and Thermomechanical Phenomena in Electronic Systems, pp. 229-235, 1998.
[5]Y. Guo, and J. S. Corbin, "Reliability of Ceramic Ball Grid Array Assembly," Ball Grid Array Technology, J. H. Lau Editor, McGraw-Hill, 1995.
[6]P. M. Hall, "Forces, Moments, and Displacements during Thermal Chamber Cycling of Leadless Ceramic Chip Carriers Soldered to Printed Boards," IEEE Trans. On CHMT, 7, 4, pp. 314-327, 1984.
[7]B. Vandevelde, F. Christiaens, E. Beyne, J. Roggen, J. Peeters, K. Allaert, D. Vandepitte, and J. Bergmans, "Thermomechanical Models for Leadless Solder Interconnections in Flip Chip Assemblies," IEEE Trans. Comp., Packag., Manufact. Technol. A, 21, 1, pp. 177-185, 1998.
[8]P. L. Hacke, A. F. Sprecher, and H. Conrad, "Thermomechanical Fatigue of 63Sn-37Pb Solder Joints," Thermal Stress and Strain in Microelectronics Packaging, J. H. Lau Editor, Van Nostrand Reinhold, New York, 1993.
[9]Pang L., John H., Tan K. H., Shi X., and Wang Z. P., "Thermal Cycling Aging Effects on Microstructural and Mechanical Properties of a Single PBGA Solder Joint Specimen," IEEE Comp. Pack. Technol., 24, 1, pp. 10-15,2001.
[10] H. Nayeb-Hashemi, and P. Yang, “Mixed Mode I/II Fracture and Fatigue Crack Growth along 63Sn/37Pb Solder/Brass Interface,” International Journal of Fatigue, Vol. 23, pp. S325-S335, 2001.
[11] S.C. Hung, and et al., “Board Level Reliability of PBGA Using Flex Substrate,” Microelectronics Reliability, 41(2001), pp. 677-687, 2000.
[12] P.Lall, and Banerji K.,"Assembly-Level Reliability of Flex-Substrate BGA,Elastomer-on-Flex Packages and 0.5mm Pitch Partial Array Packages",Microelectron. Reliab.,pp. 1081-1095,2000.
[13] George Hsieh, and Alan Mcallister,"Flip Chip Ball Grid Array Component Testing under Board Flexure",Lake Buena Vista,F.L.,U.S.A.,Electronic Components and Technology Conference,2005.
[14] P. L. Tu, Y. C. Chan, K. C. Hung, and J. K. L. Lai, “Comparative Study of Micro-BGA Reliability under Bending Stress,” IEEE Transactions on Advanced Packaging, Vol. 23, No. 4, pp. 750-756, 2000.
[15] L. Leicht, and A. Skipor, “Mechanical Cycling Fatigue of PBGA Package Interconnects,” Microelectronics Reliability, Vol. 40, pp. 1129-1133, 2000.
[16] T. Y. Lee, "An Investigation of Thermal Enhancement on Flip Chip Plastic BGA Packages Using CFD Tool," IEEE Trans. on Components and Packaging Technologies, 23, 3, pp. 481-489, 2000.
[17] S. Timoshenko, "Analysis of Bi-Material Thermostats," J. Optic. Soc. Am. Rev. Sci. Inst., 11, 3, pp. 233-256, 1925
[18] E. Suhir, "Predicted Bow of Plastic Packages of Integrated Circuit(IC) Devices," Thermal Stress and Strain in Microelectronics Packaging, J. H. Lau Editor, Van Nostrand Reinhold, New York, 1993.
[19] W. L. Yin, "Thermal Stresses and Free-edge Effects in Laminated Beams: A Variational Approach using Stress Functions," ASME J. Electron. Packag., 113, pp. 68-75, 1991.
[20] Z. Q. Jiang, Y. Huang, and A. Chandra, "Thermal Stresses in Layered Electronic Assemblies," ASME J. Electron. Packag., 119, pp. 127-132, 1997.
[21] B. A. Mirman, and S. Knecht, "Creep Strains in an Elongated Bond Layer," IEEE Comp., Packag., Manufact. Technol., 13, pp. 914-928, 1990.
[22] E. Suhir, "Stresses in Bi-Metal Thermostats," J. Appl. Mech., 53, pp. 657-660, 1986.
[23] E. Egan, G. Kelly, and L. Herard, "PBGA Warpage and Stress Prediction for Efficient Creation of the Termaomechanical Design Space for Package-Level Reliability," IEEE Electronic Component and Technology Conference, pp. 1217-1223, 1999.
[24] K. C. Norris, and A. H. Landzberg, "Reliability of Controlled Collapse Interconnections," IBM J. Res. Develop., pp. 266-271, May 1969.
[25] J. B. Nysæther, P. Lundström, and J. Liu, "Measurements of Solder Bump Lifetime as a Function of Underfill Material Properties," IEEE Trans. Comp., Packag., Manufact. Technol. A, 21, 2, pp. 281-287, 1998.
[26] M. J. Pfeifer, "Solder Bump Size and Shape Modeling and Experimental Validation," IEEE Trans. Comp., Packag., Manufact. Technol. B, 20, 4, pp. 452-457, 1997.
[27] "Wafer-Level Packaging(WLP) and Its Applications," MAXIM APPLICATION NOTE 1891 ,May 01, 2008.
[28] IPC/JEDEC, "Monotonic Bend Characterization of Board-Level Interconnects," JEDEC Standard IPC/JEDEC-9702, Solid State Technology Association, 2004.
[29] ANSYS Release 10.0 Documentation.
[30] B. A. Zhan, "Solder Joint Fatigue Life Model Methodology for 63Sn37Pb and 95.5Sn4Ag0.5Cu Materials," Proc. Electron. Compon. Technol. Conf., New Orleans, LA, pp. 89-94, 2003.
[31] 邱建嘉,「覆晶構裝疲勞壽命與無鉛銲料可靠度評估」,碩士論文,中原大學機械工程學系,2004[32] A. Yeo, C. Lee, and J. H. L. Pang, "Flip Chip Solder Joint Fatigue Analysis using 2D and 3D FE Models," Thermal and Mechanical Simulation and Experiments in Microelectronics and Microsystems, pp. 549-555, 2004.
[33] 鄭武輝,「無鉛銲錫成分與綠漆通孔尺寸對FCBGA元件可靠度影響之研究」,碩士論文,元智大學機械工程研究所,2006[34] IPC, "Performance Test Methods and Qualification Requirements for Surface Mount Solder Attachments," IPC Standard IPC-9701, Solid State Technology Association, 2002
[35] John H. Lau, Reliability Testing and Data Analysis, Workshop at the NEPCON West, Anaheim, CA, February 1990.
[36] M. R. Mitchell, "Fundamentals of Modern Fatigue Analysis for Design," American Society for Meatals, 1979.
[37] T. Y. Lee, and Z. Zhong, "Board Level Solder Joint Reliability Analysis and Optimization of Pyramidal Stacked Die BGA Packages," Microelectron. Reliab., 44, 12, pp. 1957-1965, 2004.
[38] D. Wang, X. Ma, and D. Guo, "Reliability Analysis of Lead-Free Flip Chip Solder Joint," ICEPT, pp. 1-5, 2007.