臺灣博碩士論文加值系統

本論文目的在探討利用一個簡單的方法去估計一個共振二階系統的自然頻率以及阻尼比。在陀螺儀和加速度計中結構的瑕疵以及黏滯阻尼會降低微機電系統的性能。利用鎖相迴路當作微機電系統裝置的驅動電路，我們可以利用追蹤頻率去估計一個共振二階系統的自然頻率以及阻尼比。接下來我們利用一個電路去完成我們所提議的方法，以及利用此電路去估計一個二階系統的自然頻率以及阻尼比。

This study presents a simple method to evaluate the natural frequency and the damping ratio of a second order system considering resonant excitation. Structural imperfection and the viscous damping can dramatically reduce the performance of micro-electromechanical systems (MEMS) in gyro or accelerometer applications. Using the phase locked loops (PLL) as the electrical driving circuit of the MEMS devices, the tracking frequency can be used to calculate the natural frequency and the damping ratio. The proposed method is implemented using a simple circuit.

摘要..................................................i
Abstract.............................................ii
誌謝................................................iii
Contents.............................................iv
List of Figures......................................vi
List of Tables.....................................viii
Chapter 1 Introduction................................1
1.1 History...........................................1
1.2 Motive............................................1
1.3 Research Orientation..............................2
Chapter 2 PLL Overview................................4
2.1 Phase-Locked Loop Background......................4
2.1.1 PLL Design Concepts..........................8
2.2 Types of Phase-Locked Loop.......................11
2.2.1 Linear Phase-Locked Loop....................12
2.2.2 Digital Phase-Locked Loop...................13
2.2.3 ALL-Digital Phase-Locked Loop...............15
2.2.4 Software Phased-Locked Loop.................15
2.2.5 The compare of PLL..........................16
2.3 PLL Applications.................................17
2.3.1 Skew Suppression............................17
2.3.2 Jitter Reduction............................17
2.3.3 Frequency Synthesizer.......................17
2.3.4 Clock/Data Recovery.........................18
Chapter 3 Second Order System with PLL...............19
3.1 Phase-Locked Loop (Square wave)..................20
3.2 Phase-Locked Loop (Sine wave)....................22
Chapter 4 Experiment.................................26
4.1 Phase-Locked Loop (Square wave)..................26
4.1.1 Experimental Result.........................28
4.2 Phase-Locked Loop (Sine wave)....................28
4.2.1 Experimental Result.........................29
4.3 The ultrasonic cleaning tank.....................29
4.3.1 Experimental Result.........................30
Chapter 5 Conclusion.................................31
Reference............................................32
Figures..............................................34
Tables...............................................51

[1] Roland E. Best, “Phase-Locked Loops Theory, Design, and Applications”, McGraw-Hill, 1993, pp7-25.
[2] Dan H. Wolaver, “Phase-Locked Loop Circuit Design”, Prentice-Hall, 1991, pp1-5.
[3] Katsuhiko Ogata, “Modern Control Engineering”, Prentice-Hall,1970, pp384-388.
[4] F.M. Gardner, “Phaselock techniques”, 2nd ed. New York: Wiley, 1979.
[5] Roland E. Best, “Phase Locked Loops: Design, simulation, and Applications”,5th ed. McGraw-Hill, 2003.
[6] T. Y. Hsu, The study of All Digital Phase-Locked Loop (ADPLL) and its Applications, National Chiao-Tung University, PhD. Thesis, 2001.
[7] J. C. Chen, Investigation and Design of All Digital Phase Locked Loop, National Chiao-Tung University, M.S. Thesis, 2001.
[8] C. C. Cheng, The analysis and design of all digital phase-locked loop (ADPLL), National Chiao-Tung University, M.S. Thesis, 2001.
[9] C. H. Chang, High Speed All Digital phase-Locked Loop, National Chung-Hsing University, M.S. Thesis, 2000.
[10] Paul Horowitz, Winfield Hill, “The Art of Electronics”, Cambridge University Press, 1989.
[11] S. Timoshenko, D. H. Young, W. Weaver, “Vibration Problems in Engineering 4th ed”, John Wiley and Sons, 1974.
[12] Alain Blanchard, “Phase-locked loops: application to coherent receiver design”, Wiley, 1992.
[13] Donald R. Stephens, “Phase-locked loops for wireless communications: digital and analog implementation”, Kluwer Academic Publishers, 1998.
[14] J. B. Encinas, “Phase locked loops”, Chapman & Hall, 1993.