臺灣博碩士論文加值系統

摘 要

本論文的第一部分將以UMC 0.18um 1P6M CMOS製程來研製一個低電壓低雜訊吉爾伯混頻器，這個電路是利用一個動態電流源來消除由本振訊號級在切換時所產生的雜訊，另外在於射頻級加入一個CMOS對來提高混頻器之增益。此電路操作電壓低於1V，轉換增益大於5 dB，Noise Figure低於10dB且晶片面積只有0.555 ×0.475 。
第二部份將利用一個改良的雙重巴倫，來縮小傳統星狀混頻器的面積，其轉換損耗約為11dB，本振端對射頻及中頻端的隔離度約在17dB以內;電路經過改良後，發現原先星狀混頻器優良的特性並未被捨棄，而整體電路面積也做了更高效率的應用。
第三部份將利用RO4003C基板實現一個Ku-Band接收機模組，共包含四個模組:分別為低雜訊放大器模組、混頻器模組、中頻放大器模組和濾波器模組;在低雜訊放大器部份，在操作頻帶內電路增益為5dB，雜訊指數為3.45dB;在混頻器部分，在操作頻帶內轉換損耗為12.61dB，本振埠及射頻埠對中頻埠的隔離度皆大於30dB;在中頻放大器模組中，其轉換增益可達14.7dB，輸出P1dB達16.8dBm;在濾波器部分，Insertion Loss為3.7dB，輸入回返損耗達15dB。四個模組整測結果最後與Housing作整測，輸出功率可達-0.33dBm。

Abstract

The first part of the thesis is used the UMC 0.18um 1P6M CMOS process to implement the low voltage, low noise double balance Gilbert Mixer. This mixer uses the dynamic current source to reduce the output noise current and uses the cmos transistor pair to improve the gain in the RF stage. The operation voltage of this mixer is below 1 voltage, conversion gain is better than 5 dB and noise figure is below 10 dB. The chip size of the mixer is just 0.555 ×0.475 .
The second part of the thesis is the development of the new structure star mixer. The traditional star mixer needs cross-balun to deliver the RF and LO signal. But the cross-balun wastes too much area. So this new star mixer replace cross-balun by double-balun. This new structure can reduce the circuit size of the traditional star mixer. The conversion loss is 11 dB. The isolation is below 17 dB between LO port and IF port. The isolation is below 17 dB between LO port and RF port.
The third part of the thesis is the development of a receiver with RO4003C for Ku band applications. It includes a low noise amplifier、a mixer、an intermediate frequency amplifier and a filter module. The measured results of the low noise amplifier show that the conversion gain is 5 dB and the noise figure is 3.45 dB; The measured results of the mixer show that the conversion loss is 12.61 dB and the isolation between LO and IF or RF and IF are large than 30 dB. The measured results of the intermediate frequency amplifier show that the conversion gain is 14.7 dB and the output P1dB is 16.8 dBm. The measured results of the filter show that the insertion loss is 3.7 dB and the input return loss is 15 dB. Finally, the receiver system is assembled with all module in the housing. The measured output power is -0.33 dBm.

目錄
目錄............................................................................................................................vii
表目錄........................................................................................................................ix
圖目錄.........................................................................................................................x
第一章 簡介..............................................................................................................1
1.1 研究背景.........................................................................................................1
1.2 章節概述.........................................................................................................4
第二章 混頻器簡介................................................................................................6
2.1 緒論.................................................................................................................6
2.2 混頻器理論介紹.............................................................................................8
2.3 混頻器基本規格參數.....................................................................................9
2.4 混頻器的種類...............................................................................................15
2.4.1 主動式混頻器....................................................................................15
2.4.2 被動式混頻器....................................................................................18
2.5 混頻器的架構...............................................................................................20
2.5.1 單平衡混頻器(Single-Balance Mixer)..............................................20
2.5.2 雙平衡混頻器(Single-Balance Mixer)..............................................21
第三章 低電壓 低雜訊 CMOS 主動混頻器設計....................................23
3.1 研究動機.......................................................................................................23
3.2 設計原理.......................................................................................................23
3.2.1 架構簡介............................................................................................23
3.2.2 電路設計流程圖................................................................................29
3.3 平衡轉非平衡被動電路...............................................................................30
3.3.1 180 度環形耦合器..............................................................................30
3.3.2 LC Balun(10MHz)..............................................................................34
3.4 模擬結果.......................................................................................................37
3.5 電路佈局.......................................................................................................41
3.6 晶片測試.......................................................................................................42
3.7 結果討論.......................................................................................................46
第四章 縮小化雙平衡混頻器...........................................................................48
viii
4.1 研究動機.......................................................................................................48
4.2 架構簡介.......................................................................................................49
4.3 模擬結果.......................................................................................................52
4.4 電路佈局.......................................................................................................55
4.5 晶片測試.......................................................................................................55
4.6 結果討論.......................................................................................................57
第五章 ku 頻段接收器模組之研製.................................................................58
5.1 Ku Band 應用發展現況................................................................................58
5.2 接收機系統考量...........................................................................................59
5.3 ku 頻段接收器模組設計與量測...................................................................61
5.3.1 低雜訊放大器模組............................................................................61
5.3.1.1 低雜訊放大器基本理論......................................................62
5.3.1.2 低雜訊放大器設計與量測..................................................62
5.3.2 混頻器模組........................................................................................69
5.3.2.1 90 度單平衡混頻器基本理論..............................................69
5.3.2.2 90 度單平衡混頻器設計與量測..........................................70
5.3.3 中頻放大器模組................................................................................75
5.3.3.1 中頻放大器之設計與量測...................................................75
5.3.4 濾波器模組........................................................................................79
5.3.4.1 平行耦合帶通濾波器設計與量測.......................................79
5.4 接收機模組整測...........................................................................................81
5.4.1 接收機整測........................................................................................81
5.4.2 Housing 設計與考量..........................................................................84
第六章 結論............................................................................................................88
參考文獻...................................................................................................................90
作者簡介...................................................................................................................92

參考文獻
[1]IEEE Std 802.11a/D7.0-1999,“Part11: Wireless LAN Medium Access Comtrol (MAC) and Physical Layer(PHY) Specification: High-speed Physical Layer in the 5GHz Band.”
[2]ETSI, “Broadband Radio Access Network (BRAN); HIPERLAN type 2 technical specification; Physical (PHY) Layer,” Aug. 1999.
[3]邱煥凱, “2.4-2.5GHz ISM 頻帶砷化鎵微波單石積體電路晶片組之研製,” 國立台灣大學電機工程研究所博士論文, 1997.
[4] Lawerence E. Larson, “RF And Microwave Circuit Design For Wireless Communication,” Artech House, 1996.
[5] B. Razavi, “RF Microelectronics,” Prentice Hall PTR, 1998.
[6] S. A. Maas, Microwave Mixer, Artech House, 1993.
[7] K. L. Fong and R. G. Meyer, “Monolithic RF active mixer design,” IEEE Trans. Circuits and Syst. II, vol. 46, pp. 231-239, Mar. 1999.
[8] Y. Kwon, D. Pavlidis, P. Marsh, G. I. Ng, T. Brock, and D. C. Streit, “A miniaturized W-band monolithic dual-gate InAlAs/InGaAs HEMT mixer,” in 1993 GaAs IC Symp. Tech. Dig. San Jose, CA, Oct. 10–13, 1993, pp. 215-218.
[9] S. A. Maas, “A GaAs MESFET mixer with very low intermodulation,” IEEE Trans. Microw. Theory Tech., vol. MTT-35, no. 4, pp. 425-429, Apr. 1987.
[10] Darabi, H.; Chiu, J, “A noise cancellation technique in active RF-CMOS mixers,” IEEE Journal Of Solid-State Circuits (JSSC), vol.40, no. 12, Dec 2005.
[11] H. Darabi and A. A. Abidi, “Noise in RF-CMOS mixers: a simple physical model,” IEEE J. Solid-State Circuits, vol. 35, no. 1, pp. 15–25, Jan.2000.
[12] Y. I. Ryu, K. W. Kobayashi, and A. K. Oki, “A monolithic broadband doubly balanced EHF HBT star mixer with novel microstrip baluns,” Proc. IEEE MTT-S Orlando, FL, pp. 119-122, May 1995.
[13] Kyung-Whan Yeom; Du-Hyun Ko,” A novel 60-GHz monolithic star mixer using gate-drain-connected pHEMT diodes,” Volume 53, Issue 7, July 2005 Page(s):2435 - 2440 Digital Object Identifier 10.1109/TMTT.2005.850402
[14] Chi-Yang Chang; Ching-Ku Liao; Dow-Chih Niu, “A 1.5 to 37 GHz Ultra-Broadband MMIC Mouw's Star Mixer,” 2005 European Microwave Conference Volume 2, Oct. 4-6, 2005 Page(s):987
[15] Kai Chang, Inder Bahl, Vijay Nair, ”RF And Microwave Circuit and Component Design for Wireless System,”John Wiley, New York, December 2001