|
參考文獻
[1]L. Theolier, K. Isoird, F. Morancho, J. Roig, H. Mahfoz-Kotb, M. Brunet, and P. Dubreuil, “Power Electronics and Applications,” IEEE Electron Devices Lett., 2007 [2]Cailin. Wang, Sun. Cheng, Han. Junya, “A new trench-planner gate MOSFET structure, ” Power Electronics and Motion Control Conference, 2009. IPEMC '09. IEEE 6th International , vol., no., pp.1206,1209, 17-20 May 2009 [3]Hai-Long. You, Quan. Chen, Jian-Chun. Lan, Xiao-Zhe. Zhang, and Xin-Zhang. Jia, “Solid-State and Integrated Circuit Technology (ICSICT) , ” IEEE Electron Devices Lett ., 11th. 2012. [4]莊達人, VLSI製造技術, 六版修訂, 臺北縣五股鄉, 高立圖書有限公司, 民國95. [5]Hong Xiao, 半導體製程技術導論, 二版修訂, 羅正忠, 張鼎張,編譯. 臺北市, 臺灣培生教育出版, 學銘圖書有限公司, 民國91. [6]R.H. Woods, “Advanced Semiconductor Manufacturing Conference and Workshop, ” IEEE Electron Devices Lett., 1998 . [7]T. Shibata, K. Suguro, Sugihara, Kazuyoshi, Nishihashi, Tsutomu, J. Fujiyama, and Y. Sakurada, “Semiconductor Manufacturing”, IEEE Electron Devices Lett. [8]J.N. Burghartz, T.O. Sedgwick, D.A. Grutzmacher, D. Nguyen-Ngoc, and K.A. Jenkins, “Bipolar/BiCOMS Circuits and Technology Meeting, ” 1993., [9]U. Das, S. Morrison, E. Centurioni, and A. Madan, ” Circuits, Devices and Systems, ” IEEE Electron Devices Lett. , vol.147, no.4, pp.0_1,0_2, Aug 2000. [10]A. Mimura, T. Suzuki, N. Konishi, T. Suzuki, K. Miyata, “Low-temperature polysilicon TFT with two-layer gate insulator using photo-CVD and APCVD SiO/sub 2/,”Electron Device Letters, IEEE , vol.9, no.6, pp.290,292, June 1988 [11]U. Das, S. Morrison, E. Centurioni, A. Madan, “Thin film silicon materials and solar cells grown by pulsed PECVD technique,” Circuits, Devices and Systems, IEE Proceedings - , vol.150, no.4, pp.282-6,, 5 Aug. 2003. [12]K. Norling, C. Lindholm, and D. Draxelmayr, “An Optimized Driver for SiC JFET-Based Switches Enabling Converter Operation With More Than 99% Efficiency,” Solid-State Circuits, IEEE Journal of , vol.47, no.12, pp.3095,3104, Dec. 2012. [13]N. Klein, S. Levin, G. Fleishon, S. Levy, A. Eyal, and S. Shapira, “Device design tradeoffs for 55v ldmos driver embedded in 0.18 micron platform,” IEEE 25th Convention of , vol., no., pp.736,740, 3-5 Dec. 2008. [14]O. Alatise, N. Parker-Allotey, M. Jennings, P. Mawby, I. Kennedy, and G. Petkos, “Modeling the Impact of the Trench Depth on the Gate–Drain Capacitance in Power MOSFETs,” Electron Device Letters, IEEE , vol.32, no.9, pp.1269,1271, Sept. 2011.
|