臺灣博碩士論文加值系統

多輸入多輸出(MIMO)的技術，近年來被廣泛運用於各通訊系統中。主要的原因在於可提供資料傳輸時的效率與品質。正交分頻多工(OFDM)的技術，由於可提供高速資料的傳輸，以及適合操作在多重路徑所引起之頻率選擇性通道，在無線通訊領域中，亦佔有舉足輕重的地位。因此結合此兩種技術，在新一代無線通訊系統中，MIMO-OFDM已經成為極具關鍵的技術。
在線通訊系統開發中，有幾個重要的議題，包括演算法的驗證平台的開發。以及通訊演算法晶片實作時，考慮功率消耗的低功耗電路設計。
MIMO-OFDM的通道非理想效應會影響傳輸品質，因此需要開發演算法去解決這些非理想效應問題。然而只開發演算法而沒有硬體去驗證演算法是不夠有價值的，本篇論文的重點就在於自行研發一套FPGA數位通訊驗證平台，其中整合DAC、ADC、USB與RF等硬體模組，搭配軟體所建構的圖形化界面與MATLAB通訊演算法開發，將4x4的MIMO-OFDM傳輸系統作實現，建立一套完整的無線通訊系統開發的驗證平台。運用此驗證開發平台，使得演算法設計更能真實的分析與評估其效能，且能快速的做驗證。藉由FPGA和RF模組，將理論值和實際測試的測量值相比較並且分析，提升演算法的價值與說服力，並加快演算法開發的效率。
除了驗證平台開發外，考慮到演算法的硬體實作時，功率的消耗將是重要的考量議題。因此本論文的另一部分是提出一個利用動態電流調整(Dynamic Current Scaling)的方式來節省功率上的消耗，將動態電流調整設計實作在快速傅立葉轉換器上，功率消耗省去40%。

In recent years, multiple-input multiple-output (MIMO) technology has been used widely in various communication systems. The main reason is that it can provide the efficiency and quality of data transmission. In addition, the orthogonal-frequency division multiplexing (OFDM) technology provides high-speed data transmission, as well as for operating in multipath over frequency selective fading channels, which has been adopted by many transmission systems. Therefore, the combination of these two technologies in next-generation wireless communication systems, MIMO-OFDM has become one of the most crucial technologies.
There are some topics in wireless communication development. First issue is algorithm verification platform development. Second issue is application-specific integrated circuit (ASIC) implementation for low-power design.
MIMO-OFDM system is very sensitive to the non-ideal front-end effects so need develop algorithms to solve them. However, only the development of algorithms without hardware to verify the algorithm is not valuable enough. In thesis we integrated a set of self-developed algorithm verification platform. This experimental platform integrated with field programmable gate array (FPGA), digital-to-analog converters (DAC), analog-to-digital converters (ADC), universal serial bus (USB) and radio frequency (RF) hardware module, combined with software graphical user interface (GUI), USB firmware, and comprises of MATLAB algorithms for solving non-ideal channel effects. The 4x4 MIMO-OFDM wireless communication system platforms are realized by combined with software and hardware co-design. Using this prototype platform makes the developed algorithms can accurate analysis and evaluate performance and verification.
On the other hand, power consumption is more and more important issue on ASIC implementation. Another part of thesis we propose a dynamic current scaling (DCS) mechanism to achieve low-power design. For example the DCS mechanism is applied to fast Fourier transform (FFT) processor to achieve the 40% power saving.

摘 要 II
誌 謝 IV
Table of Contents V
List of Figure VII
List of Table X
Chapter 1 Introduction 1
1.1 Introduction 1
1.2 Motivation 3
1.3 Organization 3
Chapter 2 MIMO-OFDM System Platform and Power Dissipation Issue 4
2.1 IEEE 802.11n PHY Specification 4
2.1.1 Transmitter 4
2.1.2 Receiver 5
2.1.3 Packet Format 6
2.2 Power Dissipation 7
Chapter 3 System Platform Integration and Dynamic Current Scaling 11
3.1 Hardware Systems 12
3.1.1 FPGA Module 13
3.1.2 DAC/ADC Module 19
3.1.3 USB Module 22
3.1.4 RF Module 24
3.2 Software Systems 28
3.3 Dynamic Current Scaling 32
3.3.1 PMOS Current Control Unit 33
3.3.2 Digital-to-Voltage Converter 35
3.3.3 Encoder 35
3.3.4 Multiple Supply Voltage 36
3.3.5 Level Shifter Cell 38
Chapter 4 Verifications, Implementation and Simulation Results 40
4.1 Verifications and Analysis of System Platform 40
4.1.1 System Platform Analysis 41
4.1.2 Real Time Analysis 50
4.2 DCS Implementation and Analysis 53
4.2.1 PMOS Current Control Unit Implementation 53
4.2.2 DVC Implementation 55
4.2.3 Encoder Implementation 56
4.2.4 MSV Implement and Level Shifter Cell Simulation 57
4.2.5 DCS Simulation Result 59
Chapter 5 Conclusion and Future Work 61
5.1 Conclusion 61
5.2 Future Work 62
Reference 63
Appendix A 68

[1]“Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY)”, specifications, IEEE 802.11n standard 2009

[2]”TGn Sync Proposal Technical Specification”, 802.11n standard, IEEE 802.11-04/0889r7, July 2005

[3]Ta-Yang Juan, “The Study of Pilot-based Adaptive Equalization for Wireless MIMO-OFDM Baseband Designs”, NCTU thesis, June, 2006

[4]S. Alamouti, “A simple transmit diversity technique for wireless communications,” IEEE J. Select. Areas Commun., pp. 1451–1458, Oct. 1998.

[5]Branka Vucetic and Jinhong Yuan, “Space-Time Coding”, chapter 3, WILEY, 2003

[6]H. Veendrick, “Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits”, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-19, NO. 4, August 1984

[7]J. Adam Butts and Gurindar S. Sohi, “A static power model for architects”, Dept. of Computer. Sci., Wisconsin, Madison Univ., pp. 191-201, 2000

[8]Kaushik Roy Sharat C. Prasad, “Low-power CMOS VLSI Circuit Design”, chapter 2, 2000

[9]“Virtex-5 Family Overview” , Xilinx Inc. , DS100 (V5.4) Febuary,2009

[10]“Virtex-5 FPGA User Guide”, Xilinx Inc. , UG190 (V5.4) March,2012

[11]“Virtex-5 Libraries Guide for HDL Designs”, ISE 9.2i

[12]Brandon Day “16-Channel , DDR LVDS Interface with Real-time Window Monitoring”, Xilinx Inc., XAPP860 (v1.1), July, 2008

[13]“LogiCORE IP FIFO Generator v8.1”, Xilinx Inc., UG175, March, 2011

[14]“512Mb: x4, x8, x16 DDR2 SDRAM”, Data Sheet, Micron

[15]“Xilinx Memory Interface Generator (MIG) User Guide”, Xilinx Inc. , UG086, October, 2008

[16]“14-BIT, 125 MSPS DUAL TXDAC+® DIGITAL-TO-ANALOG CONVERTER”, Analog Devices, Inc. , AD9767 Data Sheet Rev G, 2011

[17]”14-BIT, 80/105/125/150 MSPS, 1.8 V DUAL ANALOG-TO-DIGITAL CONVERTER”, Analog Devices, Inc. , AD9640 Data Sheet Rev B, 2009

[18]“CY7C68013A EZ-USB FX2LPTM USB Microcontroller High-Speed USB Peripheral Controller”, Cypress ,Data Sheet Rev E, June , 2004

[19]“Vendor Command Design Guide for the FX2LP”, Cypress , Application Note, AN4571, May 2008

[20]“FX2LP Design Resources Overview”, Cypress Semiconductor, Application Note, AN44091, May 2008

[21]“EZ-USB Technical Reference Manual” , Cypress Semiconductor, Document , Rev A

[22]“Endpoint FIFO Architecture of EZ-USB FX1/FX2TM”, Cypress Semiconductor, Application Note, AN4067, October, 2004

[23]“Downloading FX2LP Firmware using CyConsole Script Capabilities”, Cypress Semiconductor, Application Note, AN50963, January, 2009

[24]“Implementing an 8-Bit Asynchronous Interface with FX2LP”, Cypress Semiconductor, Application Note, AN6077, February, 2008

[25]“Streaming Data Through Isochronous/Bulk Endpoints on EZ-USB FX2TM and EZ-USB FX2LPTM”, Cypress Semiconductor, Application Note, AN4053, November, 2007

[26]“EZ-USB FX2LPTM USB Microcontroller”, Cypress Semiconductor, Document, January, 2006

[27]“2.3GHz to 2.7GHz Wireless Broadband RF Transceiver”, MAXIM, , MAX2837 Data Sheet, Rev 1, August 2011

[28]“HIFULL RF241 2.3GHz to 2.7GHz Wireless Broadband RF Transceiver Module”, HIFULL, Rev A, February, 2010

[29]“Introduction to CyAPI.lib Based Application Development Using VC++”, Cypress Semiconductor, Application Note, AN61744, July, 2012


[30]Ming-Fu Sun, Ta-Yang Juan, Kan-Si Lin, and Terng-Yin Hsu, “Adaptive frequency-domain channel estimator in 4x4 MIMO-ODFM modems,” IEEE Trans. Very Large Scale Integer. (VLSI) Syst., vol. 17, no. 11, pp.943 ~ pp.952, Nov. 2009.

[31]Ming-Fu Sun, “Design and Implementation of a MIMO-ODFM Baseband Transceiver”, NCTU thesis, July, 2009

[32]Kan-Si Lin, “The Study of Adaptive Equalization in MIMO-OFDM Systems” , NCTU thesis, June, 2007

[33]Ming-Fu Sun, “Joint Estimation and Compensation of I/Q Mismatch Carrier Frequency Offset in OFDM Systems”, NCTU thesis, July, 2005

[34]I-Yin Liu, “The Study of Carrier Synchronization for MIMO-OFDM Baseband Designs”, NCTU thesis, June, 2007

[35]Hsin-Nan Chen, “The Study of Front-end Signaling and Timing Synchronization in MIMO-OFDM systems”, NCTU thesis, 2007

[36]Chuen-Tai Wang, “The Design of Integrated Platform for MIMO-OFDM Systems”, , NCTU thesis, October, 2008

[37]JR-Wei Huang, “FPGA Realization of MIMO-OFDM Transceiver”, NCTU thesis 2003

[38]Yen-Yu Chen, “FPGA Realization of MIMO-OFDM System with Optimized Hardware Resource Utilization”, NCTU thesis 2006

[39]Terng-Yin Hsu, Terng-Ren Hsu, Chung-Cheng Wang, Yi-Chuan Liu and Chen-Yi-Lee, “Design of a Wide-Band Frequency Synthesizer Based on TDC and DVC Techniques”, IEEE JOURNAL OF SOLID-STATE Circuit, VOL.37, NO. 10, October 2002

[40]Freddy Bembaron, Rudra Mukherjee, Sachin Kakkar, Amit Srivastava, “Low Power Verification Methodology Using UPF”, pp.228~pp.233 , 2010

[41]“Encounter Digital Implementation System User Guide”, Cadence ,V10.1.3, pp.521~pp.604, November, 2011

[42]“Common Power Format User Guide”, Cadence, V1.1, October, 2010