臺灣博碩士論文加值系統

本篇論文中提出一種用於scan-based架構的壓縮方法，透過在測試電路時所需要的test data，其中存在著許多的don’t care bits，而這些don’t care bits即代表它的值不論是1 or 0 都不會對測試有影響，因此這些值可以用來增加資料的相容關係，以達到減少測試資料的目的。另外，我們使用multiple scan chain 的架構，將原本的single scan chain 做分割，再以Broadcast 的方式來傳輸，以減少傳輸時間和測試資料，broadcast中最理想的情況，是由一筆test data 傳輸到所有sub-scan chain，這些sub-scan chain中的資料必需要相容，因此broadcast的效果會受到test data 中care bit數量影響，過多會對造成部份test pattern 無法命中，造成有些fault無法被偵測到，因而fault coverage下降，於此我們提出一種不同的broadcast方式來提高效率，這方法是透過增加一個de-multiplexer 來選擇目前需要broadcast的sub-scan chain起點，藉此來提升broadcast的效率。而和其它方法不同，它並不需要複雜的decoder和過多的硬體負擔，就能達到很好的壓縮率，此外，對test set 還會以scan tree的架構來減少test data，合併兩種方法大概可以達到72%的壓縮率。

In this paper we propose a compression method for scan testing. There are lots of test data in a test set that can be assigned 1 or 0 without affecting the test result, which are called don’t care bits(X-bits). These don''t care bits can be used for increasing the compatibility of test data in order to achieve the goal of reducing test data volume. In addition, we use the structure of multiple scan chains in which original single scan chain is partitioned into several sub-scan chains. Test data are then shifted by a broadcast way for reducing test application time and test data. The best case on broadcasting is that shifting one sub-test pattern to all sub-scan chains, and test data of these sub-scan chains must be compatible. Therefore, the result of broadcasting will be influenced by the volume of care bits in test set. There are some test patterns unable to be hit which cause some faults hardly to be detected and drop the fault coverage. Hence, we propose a different broadcasting technique to increase its efficiency. It is that starting sub-scan chain of broadcasting is chosen by increasing one de-multiplexer. The difference with other methods is no complicated decoder and much hardware is needed. It can achieve very good compression rate. In addition, for reducing test data we use the structure of scan tree and combine two methods. The compression rate can reach up to 72%.

1.Introduction 1
2.Related work 3
3.PROPOSED METHOD 6
3.1 column merge 6
3.2 Scan architecture 8
3.3 Scan tree reordering 10
3.4 Broadcast case 13
4.THE EXAMPLE OF THE PROPOSED METHOD 15
5.Experiments and Results 17
6.Conclusions 23
REFERENCE 24

[1]Hamzaoglu and J. Patel,“Reducing Test Application Time for Full Scan Embedded Cores” IEEE International Symposium on Fault Tolerant Computing (FTC’99), pp. 260-267, 1999.

[2]T. Hiraide, K.O. Boateng, H. Konishi,K. Itaya, M. Emori and H.
Yamanak,“BISTAided Scan Test – A New Method for Test Cost Reduction”VLSI Test Symposium (VTS’03), pp. 359-364, Apr. 2003.

[3]A. Al-Yamani, E. Chmelar, andM. Grinchuck,“Segmented Addressable Scan Architecture’’ Proc. 23rd IEEE VLSI Test Symp. (VTS 05), IEEE CS Press, 2005, pp. 405-411.

[4]Chao-Wen Tzeng; Shi-Yu Huang,“UMC-Scan Test Methodology: Exploiting the Maximum Freedom of Multicasting”Design & Test of Computers, IEEE Volume 25, Issue 2,March-April 2008 Page(s):132 – 140

[5]G. Hetherington, T. Fryars, N. Tamarapalli, M. Kassab, A. Hassan and J. Rajski,“Logic BIST for large industrial designs: real issues and case studies”Proc. of Int. Test Conf., pp. 358–367, Sept. 1999.

[6]G. Kiefer, H. Vranken, E. J. Marinissen, and .-J.Wunderlich,“Application of deterministic logic BIST on industrial circuits”Proc. of Int. Test Conf., pp.105–114, Oct. 2000.

[7]M. Chatterjee and D. K. Pradhan.“A BIST pattern generator design for near-perfect fault coverage“ IEEE Trans. Comput.,52:1543–1558, Dec. 2003.

[8]E. Kalligeros, X. Kavousianos, and D. Nikolos.“Multiphase BIST: a new reseeding technique for high test-datacompression “IEEE Trans. Computer-Aided Design, 23:1429–1446,Oct. 2004.

[9]A. Chandra and K. Chakrabarty, “Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes”, IEEE Trans. Computers, vol. 52, no. 8, Aug. 2003, pp. 1076-1088.


[10]A. Jas et al.,‘‘An Efficient Test Vector Compression Scheme Using Selective Huffman Coding’’ IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 6, June 2003, pp. 797-806.

[11]M.H. Tehranipour, M. Nourani, and K. Chakrabarty,“Nine-Coded Compression Technique with Application to Reduced Pin-Count Testing and Flexible On-Chip Decompression’’ Proc. Design, Automation and Test In Europe Conf. (DATE 04), IEEE CS Press, 2004, vol. 2,pp. 1284-1289.

[12]A.Wurtenberger, C. Tautermann, and S. Hellebrand.“ Data Compression for Multiple Scan Chains Using Dictionaries with Corrections”In Proceedings of IEEE International Test Conference, 2004, pp. 926-935.

[13]B. Koenemann ,“LFSR-Coded Test Patterns for Scan Designs”European Test Conference (ETC’91), pp. 237-242, 1991.

[14]E.J. McCluskey, D. Burek, B.Koenemann, S. Mitra, J. Patel, J. Rajski and J.Waicukauski, “Test Data Compression” Design & Test of Computers, Vol. 20, No. 2, pp. 76 –87, March-April 2003.

[15]J. Rajski, J. Tyszer, M. Kassab and N. Mukherjee “Embedded Deterministic Test”IEEE Transactions on Computer-Aided Design

[16]Bonhomme, Y.; Yoneda, T.; Fujiwara, H.; Girard, P.;“An efficient scan tree design for test time reduction” Test Symposium, 2004. ETS 2004. Proceedings. Ninth IEEE European 23-26 May 2004 Page(s):174 – 179

[17]M. Nourani and M. Tehranipour,‘‘RL-Huffman Encoding for Test Compression and Power Reduction in Scan Applications,’’ ACM Trans. Design Automation of
Electronic Systems, vol. 10, no. 1, Jan. 2005, pp. 91-115.

[18]S.-P. Lin et al.,‘‘A Multilayer Data Copy Test Data Compression Scheme for Reducing Shifting-In Power for Multiple Scan Design,’’ IEEE Trans.Very Large Scale Integration (VLSI) Systems, vol. 15, no. 7, July 2007,pp.767-776.

[19]Ashay Dharwadker ‘‘The Clique Algorithm”H-501 Palam Vihar District Gurgaon Haryana 122017 India

[20]A. CHANDRA, K. CHAKRABARTY,“System-on-a-chip data compression and decompression architecture based on Golomb codes,” IEEE Trans. Comput. Aided Des., 2001,20,(3), pp. 355–368

[21]A. CHANDRA, K. CHAKRABARTY,”A unified approach to reduce SoC test data volume, scan power, and testing time,” IEEE Trans. Comput. Aided Des., 2003, 22, (3), pp.352–363

[22]A.H. El-Maleh,” Test data compression for system-on-a-chip using extended frequency-directed run-length code.” IET Comput. Digit. Tech., 2008,Vol. 2, No. 3, pp. 155–163/155

[23]P. GONCIARI, B. AL-HASHIMI, N. NICOLICI, ”Improving compression ratio, area overhead, and test application time for system-on-a-chip test data compression/decompression.” Proc.Design Automation Test in Europe, Paris, France, March 2002, pp.604–611

[24]A.H. El-Maleh,“Efficient test compression technique based on block merging,” IET Comput. Digit. Tech., 2008, 2, (5), pp. 327–335

[25]Banerjee, S.; Chowdhury, D.R.; Bhattacharya, B.B., “An Efficient Scan Tree Design for Compact Test Pattern Set”, July 2007, pp. 1331-1339.

[26]L. Li, K. Chakrabarty, S. Kajihara, and S. Swaminathan. “Efficient space/time compression to reduce test data volume and testing time for IP cores”, In Pro. Int.Conf. VLSI, 2005, pp. 53-58.