臺灣博碩士論文加值系統

MPEG/audio Layer III 音樂壓縮格式是目前音樂工業中最新、最主要的技術。我們提出一個具有高精確度的硬體架構MP3解碼器。為了符合高精確度的要求，我們採用了24位元浮點數運算核心。我們利用Cadence Verilog-XL Simulator來模擬和驗證我們所提出的架構。模擬所得到的結果是一個個的PCM樣本，這些PCM樣本經由加入aiff檔頭後變成aiff檔案格式，可以被Windows Media Player或是Quick Time Player所播放。數位聲音壓縮技術使得聲音資料得以大大的降低儲存空間和傳輸率。不同的壓縮技術提供不同等級的壓縮複雜度、壓縮率和音質。MPEG/audio壓縮演算法是第一個具有高傳真的數位聲音壓縮國際標準。MPEG/audio編碼器利用人耳聽覺系統對於感知上的限制來壓縮數位聲音資料。只要是能被人耳所能聽得見的訊號都能用MPEG/audio來壓縮。MPEG/audio共可分為三個層級，每個相繼的層級同時也增進壓縮品質和壓縮複雜度。MP3是MPEG/audio壓縮標準中最受歡迎的，它良好的壓縮品質主要是因為把樣本從時間域轉換到頻率域。我們介紹MP3的資料格式以及整個MP3的解碼流程。MP3的解碼流程主要可以分成兩大部份：解碼封裝格式以及資料計算。解碼封裝格式主要是包含了定位聲音資料的起始位置，解side information、scalefactor、Huffman encoded data。資料計算部份主要是針對解碼封裝格式所解出來的資料做運算，經由一連串繁複的運算之後即可獲得PCM樣本。

The MPEG/audio Layer III audio compression is the new key technology of the music industry. We proposed a hardware architecture for high-precision MP3 audio decoding. In order to satisfy the accuracy requirement, a 24-bit floating-point computation core is proposed. The architecture has been simulated and verified using the Cadence Verilog-XL Simulator. The simulation results, PCM samples, can be added aiff header and played by Windows Media Player or Quick Time Player.

ABSTRACT 1
CONTENTS 2
LIST OF FIGURES 4
LIST OF TABLE 6
CHAPTER 1 INTRODUCTION 7
CHAPTER 2 MP3 DECODING PROCESS 10
2.1 MP3 BIT STREAM FORMAT 10
2.1.1 Frame 10
2.1.2 Header 11
2.1.3 Audio data 12
2.2 MP3 DECODING FLOW 14
CHAPTER 3 RELATED WORK 24
CHAPTER 4 CIRCUIT DESIGN 26
4.1 OVERVIEW OF CHIP FUNCTION 26
4.2 ARCHITECTURE 28
4.2.1 Sideinfo Decode Module 28
4.2.2 Scalefactor Decode Module 28
4.2.3 Huffman Decode Module 28
4.2.4 Requantization and Stereo Processing Modules 29
4.2.5 Reordering and Alias Reduction Modules 30
4.2.6 IMDCT Module 32
4.3 THE CONTROLLER 33
CHAPTER 5 DESIGN FLOW AND EXPERIMENT FLOW 35
5.1 DESIGN FLOW 35
5.2 EXPERIMENT FLOW 36
CHAPTER 6 EXPERIMENTAL RESULTS 38
6.1 SIMULATION RESULTS 38
6.2 SYNTHESIS RESULTS 41
CHAPTER 7 CONCLUSION 43
BIBLIOGRAPHY 44

Bibliography
[1] ISO/IEC International Standard IS 11172-3 "Information Technology - Coding of Moving Pictures and Associated Audio for Digital Storage Media at up to about 1.5 Mbits/s - Part 3: Audio".
[2] D. Pan, "Digital Audio Compression", Digital Technical Journal, Vol.5, No.2, 1993.
[3] Tomislav. Uzelac and Mario Kovac, "A Fast MPEG Audio Layer III Software Decoder", Southeastcon ''98. Proceedings. IEEE, 1998, pp. 43-46
[4] Tsai, Chen and Chen, "An MPEG Audio Decoder Chip", IEEE Transaction on Consumer Electronics, vol.41, No.1, Feb.1995.
[5] G. Maturi, "Single chip MPEG audio decoder", IEEE Transaction on Consumer Electronics, vol.38, No.3, pp.348-356, Aug.1992.
[6] F.O. Witte, M. Dietz and W. Sinnhofer, "Single Chip Implementation of an ISO/MPEG Layer III decoder", Audio Engineering Society, 96th Convention, pp 3805-3810, 1994.
[7] P. Singh, W. Moreno, N. Ranganathan, H. Neinhaus, " A flexible MPEG audio decoder layer III chip architecture", ISCAS ''98. Proceedings of the 1998 IEEE International Symposium, vol. 4, pp. 37-40, 1998.
[8] Chen-Wei Shih and Nam Ling, "Polyphase Filter Architectures for MPEG Audio Using Fast IDCT", Conference Record of the Thirty-First Asilomar Conference, vol.1, pp. 416-420, 1998.
[9] B.G. Lee, "A new algorithm to compute the discrete cosine transform", IEEE Transaction on Acoust., Speech, Signal Processing, vol. ASSP-32, No.6, pp. 1243-1245, Dec. 1984.
[10] "Verilog-XL Reference Manual Version 2.5", Cadence, 1997
[11] "HDL-Compiler for Verilog Reference Manual Version 1997.08", Synopsys, 1997