臺灣博碩士論文加值系統

隨著電子產品的迅速發展，消費性電子產品都朝輕薄微小及可攜性的方向設計，其中需要音訊放大器的產品種類繁多。針對消費電子產品中主要設計需求有幾項，例如：功率消耗、產品體積及散熱問題，其中最為重要的參數是功率效率。功率效率提高，則不僅能延長D類音訊放大器的電池壽命，而且還能在極低的操作溫度下運作。
本論文採用TSMC提供的0.35um 2P4M CMOS製程來設計主僕式結構的D類音訊功率放大器與滑動模式控制的D類音訊功率放大器。本論文的主僕式架構D類音訊功率放大器設計是採用雙三角波產生器及雙回授電路，以提高效率並降低總諧波失真度。設計的晶片面積為1.575mm×1.575mm，其量測結果為輸入訊號為0.6V時，消耗功率為204mW，效率為89%。第二種滑動模式控制D類音訊功率放大器設計是採用可調模式控制調變技術及全橋式輸出級架構。設計的晶片面積為1.575mm×1.575mm，其模擬結果為輸入訊號為0.6V時，消耗功率為2.13W，效率為90.2%。

For the fast growing of electric products, the consumer electronic products are designed toward the direction of tiny and portable. Audio amplifiers are mass needed in these products. The major demands of the consumer products, for example, are: power dissipation, product volume, and heat radiation. The most important design parameter of these is power efficiency. Increasing the power efficiency, it not only lasts the Class-D amplifier battery lives, but also operates in an extra low operating temperature.
This paper designs Class-D amplifies based on self-tuning master-slave architecture and sliding mode control architecture. They are implemented with TSMC 0.35um 2P4M CMOS process. By using double triangle-wave generators and double feedback circuits in self-tuning mater-slave architecture, the efficiency of Class-D amplifier is increased and the total harmonic distortion (THD) is decreased. The chip size is 1.575mm x 1.575mm. The measure results show that when the input voltage is 0.6V, the power dissipation is 204mW, and the power efficiency is 89%. Second, the sliding mode control Class-D amplifier is using the sliding mode control modulation and bridge-configured architecture. The chip size is 1.575mm x 1.575mm. The simulation results show that when the input voltage is 0.6V, the power dissipation is 2.13W, and the power efficiency is 90.2%.

第一章 緒論
1.1研究背景與動機….………………………………………………………………………..1
1.2 論文組織…………………………………………………………………………………..3

第二章 D類音訊功率放大器介紹
2.1前言………….……………………………………………………………………………..4
2.2 D類音訊功率放大器的種類…….………………………………………………………..5
2.2.1脈衝寬度調變（PWM）技術……………………………………………………...5
2.2.2 Delta-Sigma調變（ ：DSM）技術…………………………………………...6
2.2.3起停控制調變（Bang-Bang Control：BCM）技術………………………………...8
2.2.4滑動模式控制調變（Sliding Mode Control：SMC）技術…………………………...8
2.3 D類音訊功率放大器之參數……...………………………………………………………9
2.3.1功率效率（Power Efficiency）…………………………………………………….9
2.3.2總諧波失真度（Total Harmonic Distortion：THD）………………………………11
2.3.3線性度（Linearity）……………….……………………………………………...12
2.3.4輸出級輸出阻抗…………………...…………………………………….………..13
2.4 D類音訊功率放大器的工作原理……..………………………………………………...13

第三章 主僕式D類音訊功率放大器設計
3.1 前言………………………………………………………………………………………15
3.2 主僕式脈衝寬度調變電路………………………………………………………………15
3.3 主區塊（Master）電路……………………………………………………………………17
3.4 僕區塊（Slave）電路……………………………………………………………………18
3.4.1 三角波產生器…………………………………………………………………….19
3.4.2 雙回授電路……………………………………………………………………….20
3.4.3 反相器比較器…………………………………………………………………….21
3.5後級驅動電路與功率電晶體（Power MOS）……………………………………………22
3.6橋式輸出級（Bridge-configured）電路…………………………………………………22
3.7輸出級濾波器電路………………………….……………………………………………24
3.8 H-SPICE模擬結果………………………….……………………………………………26
3.9佈局設計…..……………………….……………………………………..………………38
3.10主僕式D類音訊功率放大器之量測……………………………..……………………41

第四章 滑動模式控制D類音訊功率放大器設計
4.1前言……………………………………………………………………………………….48
4.2滑動模式控制D類音訊功率放大器電路………………………………………………49
4.2.1 電流鏡偏壓……………………………………………………………………….50
4.3積分器電路…………………………………………….…………………………………53
4.4磁滯比較器電路………………………………………………………………………….54
4.5 H-SPICE模擬結果……….………………………………………………………………56
4.6佈局設計………………….………………………………………………………………68
4.7滑動模式控制D類音訊功率放大器之量測……………………………………………71


第五章 結論
5.1 結論………………………………………………………………………………………76
5.2 未來發展方向……………………………………………………………………………78

參考文獻……………………………………………………………………………………...79

[1] J. Lee, J. Lee, G. Lee, and S. Kim, “A 2W BTL Signal-Chip Class-D Power Amplifier with Very High Efficiency for Audio Applications,” International Conference on Consumer Electronics, pp. 18 – 19, June 1999.

[2] D. Dapkus, “Class-D Audio Power Amplifiers: An Overview,” IEEE Consumer Electronics, vol. 13, No. 15, pp. 400-401, June 2000.

[3] Ned Mohan, Tore M Undeland, William P. Robbins “Power Electronics (Third Edition),” John Wiley & Sons, INC 2003.

[4] R.S. Lewison, and D.J. Allstot, “A Delta-Sigma Pulse Width Modulator with Pulse Dithering,” Symposium on VLSI Circuits, 1997. Digest of Technical Papers, pp. 17-18, June 12-14, 1997.

[5] Ge. Tong, Meng Tong Tan, and J.S. Chang, “Design and Analysis of a Micropower Low-Voltage Bang-Bang Control Class D Amplifier,” IEEE International Symposium on Circuits and Systems, Vol. 1, pp. 224 – 227, May 2005.

[6] G. Pillonnet, R. Cellier, N. Abouchi, and M. Chiollaz, “An Integrated Class D Audio Amplifier Based on Sliding Mode Control,” IEEE International Conference on Integrated Circuit Design and Technology and Tutorial, pp. 117-120, June 2008.

[7] 李勝欽, “應用於Class-D音訊放大器的自調主僕式結構脈波寬度調變電路”, 聖約翰科技大學電子工程學系碩士論文, 2008.

[8] 黃文麒, “應用脈衝頻寬度調變技術實現高效率音訊功率放大器之設計” , 國立台灣海洋大學電機工程學系碩士論文, 2005.

[9] A. Yasuda, A. Ohkubo, K. Ogata, H. Ueno, T. Anzai, T. Kimura, K. Ochiai, and T. Hamasaki, “A Single-Chip Audio System with Delta-Sigma DAC and Class-D Amplifier,” IEEE Transactions on Circuits and Systems, vol. 21, No. 24, pp. 5740-5743, May 2006.

[10] Philip T. Krein, “Elements of Power electronics,” Oxford University Press, 1998.

[11] C. F. Lee and P. K. T. Mok, “On-chip Current Sensing Technique for CMOS Monolithic Switch-Mode Power Converters,” IEEE International Symposium on Circuit and Systems, Vol. 5, pp. 265-268, May 2002.

[12] M. T. Tan, J. S. Chang, Y. C. Tong, “A Novel Self-Tuning Pulse Width Modulator Based on Master-Slave Architecture for a Class D Amplifier,” IEEE Circuits and Systems, vol. 2, pp. 164-167, June 1999.

[13] 謝祥柏, “低電壓音訊D類功率放大器”, 台灣海洋大學電機工程學系碩士學位論文, 民國96年6月.

[14] M. Horowitz, T. Indermaur and R. Gonzafez, “Low-Power Digital Design,” IEEE symposium on Low Power Electronics, pp. 8 – 11, Oct. 1994.

[15] W. Namgoong, M. Yu, and T. Meng, “A High-Efficiency Variable-Voltage CMOS Dynamic Dc-Dc Switching Regulator,” IEEE International Solid-State Circuits Conference, pp. 380-381, Feb. 1997.

[16] G. Pillonnet, R. Cellier, N. Abouchi, and M. Chiollaz, “A High Performance Switching Audio Amplifier Using Sliding Mode Control,” IEEE Northeast Workshop on Circuits and Systems and TAISA Conference, pp. 305 – 309, June 2008.

[17] Allen. Holberg, “CMOS Analog Circuit Design,” 2002.

[18] B. Razavi, “Design of Analog CMOS Integrated Circuits,” Boston, MA: McGraw-Hill, 2001.

[19] Meng Tong Tan, J.S. Chang, Hock Chuan Chua, and Bah Hwee Gwee, “An Investigation into the Parameters Affecting Total Harmonic Distortion in Low-Voltage Low-Power Class-D Amplifiers,” IEEE Transactions on Circuits and Systems, Vol. 50,  pp. 1304 – 1315, Oct. 2003.

[20] E. Gaalaas, B.Y. Liu, and N. Nishimura, “Integrated Stereo Delta-Sigma Class D Amplifier,” IEEE International Solid-State Circuits Conference, Vol. 1, pp. 120 – 588, Feb. 2005.
[21] Tong Ge, Wei Shu, Meng Tong Tan, and J.S. Chang, “A Low Power Low Voltage Class D Amp Based on Sigma-Delta and Bang-Bang Control,” IEEE International Workshop on Biomedical Circuits and Systems, pp. S1/3/INV/13 - S1/3/INV-16, Dec. 2004.

[22] T. Ge, and J.S. Chang, “Bang-Bang Control Class D Amplifiers: Total Harmonic Distortion and Supply Noise,” IEEE Transactions on Circuits and Systems I, pp. 6701/1 – 6701/9, 2003.

[23] Tong Ge, J.S. Chang, and Wei Shu, “Power Supply Noise in Bang-Bang Control Class D Amplifier,” IEEE International Symposium on Circuits and Systems, pp. 701 – 704, May 2007.

[24] Kyoungsik Kang, Jeongjin Roh, Youngkil Choi, Hyungdong Roh, Hyunsuk Nam, and Songjun Lee, “Class-D Audio Amplifier Using 1-Bit Fourth-Order Delta-Sigma Modulation,” IEEE Transactions on Circuits and Systems II, Vol. 55, pp. 728 – 732, Aug. 2008.

[25] F.A. Himmelstoss, and K.H. Edelmoser, “High Dynamic Class-D Power Amplifier,” IEEE Transactions on Consumer Electronics, Vol. 44,  pp. 1329 – 1333, Nov. 1998.

[26] M.A. Rojas-Gonzalez, and E. Sanchez-Sinencio, “Design of a Class D Audio Amplifier IC Using Sliding Mode Control and Negative Feedback,” IEEE Transactions on Consumer Electronics, Vol. 53, pp. 609 – 617, May 2007.

[27] G. Pillonnet, R. Cellier, N. Abouchi, and M. Chiollaz, “An Integrated Class D Audio Amplifier Based on Sliding Mode Control,” IEEE International Conference on Integrated Circuit Design and Technology and Tutorial, pp. 117 – 120, June 2008.

[28] D.N. Ruiz, R.L. Moreno, and T.C. Pimenta, “Design Considerations of Class D Amplifier Suitable Hearing Aid Devices,” Electronics, Robotics and Automotive Mechanics Conference, 2007. CERMA 2007, pp. 669 – 674, Sept. 2007.

[29] 藍瑞立, 和 黃大峰, “D類放大器有助效能提升”, 新電子科技雜誌, 十二月號, 第130-133頁, 2006.