臺灣博碩士論文加值系統

本論文旨在利用新式電容放大技術來降低補償電容。有別於傳統的電容放大技術，本論文採用名為雙路徑電容放大的技術，並應用於直流-直流轉換器。其核心概念為藉由兩道流向相反的電流，同時對一電容作充放電行為，而產生等效放大電容的效果。此技術不僅能大幅度縮小補償電容，同時在暫態響應上也具有不錯的效能。
本轉換器使用TSMC 0.35 μm 2P4M CMOS製程來實現，晶片面積為1.173×1.146 mm2，輸入電壓5 V而輸出電壓3.3 V，外接電感與電容分別為4.7 μH與10 μF，切換頻率則是1 MHz。量測結果顯示，當負載電流變化範圍為50 mA至500 mA，系統的回復時間小於25 μs。與其他參考文獻相比，雙路徑電容放大技術能將所需的補償電容值縮小數百倍。

The purpose of this thesis is to reduce the compensation capacitance with the novel capacitor multiplier technique. Differing from the conventional capacitor muliplier technique, a new technique named “dual-path capacitor multiplier” is applied into dc-dc converters. Its main concept is to charge and discharge a capacitor simultaneously by two reversed currents. As a result, the equivalent capacitance is enlarged. This technique reduces the compensation capacitor effectively and has great performance in transient response.
This converter had been fabricated with TSMC 0.35-μm 2P4M CMOS process, and its chip size is 1.173×1.146 mm2. The input voltage is 5 V and the output voltage is 3.3 V. The off-chip inductance and capacitance are 4.7 μH and 10 μF, respectively. The switching frequency is 1 MHz. Experimental results show that the transient recovery time is less than 25 μs for the load current changing from 50 mA to 500 mA. Compared with other references, the value of compensation capacitor is reduced by hundred times with dual-path capacitor multiplier technique.

摘要 I
ABSTRACT II
誌謝 III
目錄 IV
圖目錄 VII
表目錄 X
第一章 緒論 1
1.1 研究背景 1
1.2 研究動機 3
1.3 各種電容放大技術之比較 4
1.4 論文概述 9
第二章 直流-直流轉換器概論 10
2.1 穩壓器分類 10
2.1.1 線性穩壓器 10
2.1.2 交換式轉換器 11
2.2 降壓型交換式轉換器 13
2.2.1 系統工作原理 13
2.2.2 元件參數設計 18
2.3 交換式轉換器規格說明 21
2.3.1 輸出電壓漣波 21
2.3.2 電源調節率 21
2.3.3 負載調節率 22
2.3.4 暫態響應 23
2.3.5 效率 25
第三章 雙路徑電容放大技術 27
3.1 系統架構簡介 27
3.2 系統穩定度之分析 29
3.3 雙路徑控制電路之分析 34
第四章 降壓器之設計與實現 37
4.1 鋸齒波產生器 37
4.2 疊接轉導放大器 39
4.3 遲滯比較器 41
4.4 具緩啟動功能之轉導放大器 43
4.5 具空白時間之緩衝器 47
4.6 功率電晶體 49
第五章 晶片模擬結果 51
5.1 晶片佈局圖 51
5.2 輸出電壓漣波 54
5.3 輸出電壓範圍 55
5.4 電源調節率 56
5.5 負載調節率 57
5.6 暫態響應 59
5.7 效率 62
第六章 晶片量測結果 63
6.1 晶片腳位配置與定義 63
6.2 量測考量與方法 65
6.3 量測結果圖 67
第七章 結論與未來展望 72
參考文獻 73

[1]A. I. Pressman, Switching Power Supply, 2nd ed., New York: McGraw-Hill, 1999.
[2]S. Pennisi, “CMOS Multiplier for Grounded Capacitors,” Electronic Letters, vol. 38, no. 15, pp. 765-766, July 2002.
[3]Y. Tang, M. Ismail, and S. Bibyk, “Adaptive Miller Capacitor multiplier for compact on-chip PLL filter,” Electronic Letters, vol. 39, no. 1, pp. 43-45, Jan. 2003.
[4]G. A. Rincon-Mora, “Active Capacitor Multiplier in Miller-Compensated Circuits,” IEEE J. Solid-State Circuit, vol. 35, no. 1, pp. 26-32, Jan. 2000.
[5]K. H. Chen, C. J. Chang, and T. H. Liu, “Bidirectional Current-Mode Capacitor Multipliers for On-Chip Compensation,” IEEE Trans. Power Electron, vol. 23, no. 1, pp.180-188, Jan. 2008.
[6]Y. Koo, H. Huh, Y. Cho, J. Lee, J. Park, K. Lee, D. K. Jeong, and W. Kim, “A Fully Integrated CMOS Frequency Synthesizer with Charge-Averaging Charge Pump and Dual-Path Loop Filter for PCS- and Cellular-CDMA Wireless Systems,” IEEE J. Solid-State Circuit, vol. 37, no. 5, pp. 536-542, May 2002.
[7]劉深淵，楊清淵，鎖相迴路，初版，滄海書局，第59-62頁，2008年。
[8]G. A. Rincon-Mora, “Current Efficient, Low Voltage, Low Dropout Regulators, ” PhD. Thesis, Georgia Institute of Technology, Nov. 1996.
[9]梁適安，交換式電源供應器之理論與實務設計，二版，全華圖書，第12-25頁，2008。
[10]EPARC，電力電子學綜論，初版，全華圖書，第7.1-7.4頁，2007年。
[11]R. W. Erickson and D. Maksimovic, “Fundamentals of Power Electronics,” 2nd ed., Norwell, MA: Kluwer Academic, 2001.
[12]B. Razavi, “Design of Analog CMOS Integrated Circuits,” New York: McGraw-Hill, 2001.
[13]C. F. Lee and P. K. T. Mok, “A Monolithic Current-Mode CMOS DC-DC Converter with On-Chip Current-Sensing Technique,” IEEE J. Solid-State Circuit, vol. 39, no. 1, pp. 3-14, Jan. 2004.
[14]K. H. Chen, H. W. Huang and S. Y. Kuo, “Fast-Transient DC-DC Converter with On-Chip Compensated Error Amplifier,” IEEE Trans. Circuits Syst. II, vol. 54, no. 12, pp. 1150-1154, Dec. 2007.
[15]Y. Y. Mai and P. L. T. Mok, “A Constant Frequency Output-Ripple-Voltage-Based Buck Converter without Using Large ESR Capacitor,” IEEE Trans. Circuits Syst. II, vol. 55, no. 8, pp. 1150-1154, Aug. 2008.
[16]K. Umimura, H. Sakurai, and Y. Sugimoto, “A CMOS Current-mode DC-DC Converter with Input and Output Voltage-Independent Stability and Characteristics Utilizing a Quadratic Slope Compensation Scheme,” in Proc. Solid-State Circuit conf., 2007, pp. 178-181.