跳到主要內容

臺灣博碩士論文加值系統

(216.73.216.110) 您好!臺灣時間:2025/09/27 01:11
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:宋光峰
研究生(外文):Guang-Fong Song
論文名稱:可變式增益儀表放大器之設計與研究
論文名稱(外文):The Design of A Variable Gain Instrumentation Amplifier
指導教授:鍾文耀鍾文耀引用關係
指導教授(外文):Danny W.Y. Chung
學位類別:碩士
校院名稱:中原大學
系所名稱:電子工程學系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:1999
畢業學年度:87
語文別:中文
論文頁數:78
中文關鍵詞:儀表放大器具輸出級的二級運算放大器偏移電壓雜訊差動輸入對補償電容複晶電阻
外文關鍵詞:instrumentation amplifierbuffered two-stage operational amplifieroffset voltagenoisedifferential input paircompensated capacitorpoly resistor
相關次數:
  • 被引用被引用:6
  • 點閱點閱:996
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
本論文之目的為在CMOS製程上實現一可變式增益儀表放大器。儀表放大器的核心為具備輸出級的二級架構運算放大器及複晶電阻。為了得到最佳的放大器特性,儀表放大器和輸出級的架構、偏移電壓和雜訊在論文中亦有詳細的討論和分析。佈局上介紹了佈局的主要原則,詳細地描述了同心圓架構、假元件及保護環如何應用在差動輸入對、補償電容、複晶電阻。儀表放大器的設計流程採用全客戶設計方式。電路已使用2 poly 2 metal n-well CMOS製程製作完成。
在論文中亦介紹了數種量測儀表放大器和運算放大器的方法。並使用相同的方法對商用儀表放大器進行量測,以驗證量測方法的正確性。儀表放大器的主要特性為增益範圍0dB~40dB,共模拒斥比85dB以上,輸入偏移電壓在1mV以下。晶片面積為810×400μm2,而其功率消耗為5V操作時13mW。
最佳化過的輸入對來降低輸入偏移電壓。另外,用一顆外接電阻來選擇儀表放大器的增益。電路的實現則使用2 poly 2 metal n-well CMOS製程。儀表放大器的主要特性為增益範圍0dB~40dB,共模拒斥比85dB以上,輸入偏移電壓-100μV。放大器的功率消耗為在5V時13mW,晶片面積為810μm×400μm。
A variable gain instrumentation amplifier (IA) has been designed in this thesis. Buffered two-stage operational amplifier and poly resistors construct the core of the instrumentation amplifier. In order to obtain good amplifier performance, the circuit configuration of the IA and its output stage, the offset and noise effects have been analyzed and investigated in this thesis. We also present key layout methods such as common-centroid structure, dummy device and guard-ring option for differential input transistor pair, compensated capacitor and poly resistors. Full custom design flow has been used in the instrumentation amplifier design. The circuit has been integrated in a 0.5mm double poly double metal n-well CMOS process.
In this research, several characterization methods have been developed to measure instrumentation amplifier. In order to assure the measurements, the commercial IA device has been also tested in this research. The test results show that the proposed IA has a variable gain of 0 dB to 40dB and a common-mode rejection ratio (CMRR) of more than 85dB. The minimum input offset voltage of less than 1mV has been measured. The amplifier has an acceptable die size of 810×400mm2 and its power consumption is 13mW at 5V operation.
中文摘要…………………………………………………………………………i
英文摘要…………………………………………………………………………ii
誌謝………………………………………………………………………………iii
目錄………………………………………………………………………………iv
圖目錄……………………………………………………………………………vi
表目錄……………………………………………………………………………viii
第一章 緒論……..…………………………………………………………………1
1-1 研究背景…...…………………………………………………………………1
1-2 研究動機與目的………………………………………………………………1
1-3 論文架構及研究方法…………………………………………………………3
第二章 運算放大器設計
2-1 偏移電壓………………………………………………………………………4
2-2 溫度效應………………………………………………………………………11
2-2.1 VT與溫度之關係………………………………………………11
2-2.2 K的溫度係數……………………………………………………12
2-3 雜訊……………………………………………………………………………15
2-4 輸出級…………………………………………………………………………17
第三章 儀表放大器設計
3-1 差動放大器……………………………………………………………………21
3-2 儀表放大器……………………………………………………………………22
第四章 佈局及模擬結果
4-1 佈局的重要性…………………………………………………………………25
4-2運算放大器的佈局與模擬結果.………………………………………………26
4-3 儀表放大器的佈局與模擬結果………………………………………………32
第五章 量測結果
5-1 量測方法介紹…………………………………………………………………35
5-1.1 基本電性參數量測組態分析……………………………………35
5-1.2 雜訊量測…………………………………………………………40
5-2 運算放大器量測結果…………………………………………………………41
5-3 儀表放大器INA1量測結果……………………………………………………46
5-4 漂移電壓量測…………………………………………………………………55
第六章 結果討論
6-1運算放大器OP1…………………………………………………………………57
6-2儀表放大器INA1…………………………………………………………………59
第七章 結論與展望
7-1結論………………………………………………………………………………61
7-2展望……………………………………………………………………………… 64
附錄I儀表放大器INA1各顆晶片量測結果……………………………………65
附錄II儀表放大器INA1電性參數特性曲線圖…………………………………66
附錄IIIBurr-Brown INA 118P量測……………………………………………… 72
附錄IV下線晶片DIE PHOTO…………………………………………………… 75
參考文獻……………………………………………………………………………76
作者小傳………………………………………………………………………………77
[1]Adel S. Sedra , Kenneth C. Smith , "Microelectronic circuits, Sec. Edition " HWR Int. edition, pp.527.
[2]Sidney Soclof , "ANALOG INTEGRATED CIRCUITS" , PRENTICE-HALL INC , pp.142.
[3]DAVID A. JOHNS & KEN MARTIN , "ANALOG INTEGRATED CIRCUIT DESIGN" , WILEY ,pp. 107
[4]Paul R. Gray , Robert G. Meyer , "MOS Operational Amplifier Design - A tutorial Overview ," IEEE J. Solid-State Circuits , vol. SC-17, pp. 969-982, Dec. 1982.
[5]Phillipe E. Allen , Douglas R. Holberg, "CMOS ANALOG CIRCUIT DESIGN," Oxford, 1987.
[6]John A. Fisher , Rudolf Koch ,"A Highly Linear CMOS Buffer Amplifier," IEEE J. Solid-State Circuits, vol. SC-22 , pp. 330-334, June 1987.
[7]Paul R. Gray , Robert G. Meyer , "Analysis and Design of Analog Integrated Circuits ,third edition " Wiley , 1993.
[8]KENNETH R. LAKER , WILLY M.C. SANSEN , "DESIGN OF ANALOG INTEGRATED CIRCUITS AND SYSTEMS," McGRAW-HILL , 1994
[9]"AMPLIFIER REFERENCE MANUAL," ANALOG DEVICES, 1992
[10]"Linear Products," Burr-Brown IC Data Book, 1996/1997
[11]Yannis Tsividis, "Mixed Analog-Digital VLSI Devices and Technology -An Introduction," McGRAW-HILL , 1997
[12]楊政國,"低雜訊低偏移互補式金氧半類比放大器設計及應用,"中原大學碩士論文, June 1997.
[13]黃藍藍,"低頻類比訊號處理模組之CMOS積體電路設計技術研究,"中原大學碩士論文, June 1998.
[14]周永勤,"前置與驅動級CMOS放大器於可攜式醫用儀器之設計研究,"中原大學碩士論文,June 1998.
[15]張賢德,"心電圖機訊號擷取及處理電路ASIC晶片研製,"中原大學碩士論文, June 1997.
[10]"Linear Products," Burr-Brown IC Data Book, 1996/1997
[11]Yannis Tsividis, "Mixed Analog-Digital VLSI Devices and Technology -An Introduction," McGRAW-HILL , 1997
[12]楊政國,"低雜訊低偏移互補式金氧半類比放大器設計及應用,"中原大學碩士論文, June 1997.
[13]黃藍藍,"低頻類比訊號處理模組之CMOS積體電路設計技術研究,"中原大學碩士論文, June 1998.
[14]周永勤,"前置與驅動級CMOS放大器於可攜式醫用儀器之設計研究,"中原大學碩士論文,June 1998.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top