臺灣博碩士論文加值系統

本篇論文描述一個 3.3 伏特, 每秒能發射 1.25 兆位元的 CMOS 數位發射機,它包含有十個相位的相鎖迴路時脈產生器, 十對一多工器, 以及一能驅動50歐姆的輸出驅動器. 此系統在此的主要應用於高速串列傳輸, 把 125 MHz 10 位元的並列資料, 轉換成串列資料.
十個相位的相鎖迴路時脈產生器是本論文的核心, 由電壓控制振盪器, 相位/頻率偵測器和電荷充放式濾波器所組成,且加入一相位平均化電路, 能減小相位誤差, 故能產生 10 個規則排列的精確相位, 且平均分佈於一個週期內, 壓控振盪器是從 0.2 MHz 到 250 MHz, 中心頻率為 125 MHz.
此相鎖迴路系統是使用 0.35mm 1P4M CMOS 製程技術下線生產.
電源電壓為 3.3V, 整個面績為 1800×1800 mm2,
消耗功率約 160 mV.

This thesis described the design of a 3.3 V CMOS digital transmitter that transmits 1.25 gigabit per second, which is composed of a 10 phase phase-lock-loop(PLL) clock generator, a 10 to 1 multiplexer and an output driver which drives 50 ohm. The digital transmitter is used in the high speed serial link which converts parallel data into serial data.
The 10 phase PLL clock generator is composed of a voltage-controlled oscillator(VCO), a phase/Frequency Detector(PFD), a charge pumping filter(CP), and a phase average circuit, due to minimize phase jitter. The PLL generates 10 outputs with equally-spaced phases spanning the entire oscillation period. The ouput frequency of the VCO varies from 0.2 MHz to 250 MHz, and the central frequency is 125 MHz.
The digital transmitter has been fabricated with a 0.35mm 1P4M CMOS technology. Total power consumption is about 160 mW under a 3.3 V supply.

1緒論………………………………………………1
1.1研究動機…………………………………………1
1.2論文組織…………………………………………3
2十個相位的相鎖迴路時脈產生器………………5
2.1簡介………………………………………………5
2.1.1 相鎖迴路的抖動分析……………………………5
2.2十個相位的壓控振盪器…………………………7
2.2.1 電流模式電路簡介………………………………9
2.2.2 對稱性負載………………………….…………..10
2.2.3 壓控振盪器之延遲單元電路設計………………11
2.2.4 壓控振盪器之延遲單元偏壓電路設計…………12
2.2.5 相位平均化電路設計…………………………….15
2.2.6 壓控振盪器佈局及模擬結果……………………20
2.3相位/頻率偵測器之設計…………………………20
2.3.1 簡介………………………………………………20
2.3.2 相位/頻率偵測器的邏輯架構與電路…………24
2.3.3 相位/頻率偵測器的偏壓電路與輸入緩衝器…..27
2.3.4 相位/頻率偵測器與輸入緩衝器佈局…………..28
2.4電荷充放電路之設計……………………………28
2.4.1 簡介………………………………………………28
2.4.2 傳統的電荷充放電路……………………………30
2.4.3 新型電流模式的電荷充放電路…………………32
2.4.4 電荷充放電路佈局及模擬結果…………………35
2.5 相鎖迴路系統參數設計及總結…………………..36
2.5.1 相鎖迴路系統簡介………………………………36
2.5.2 濾波器設計及系統參數…………………………39
3十對一多工器與輸出驅動器……………………43
3.1簡介………………………………………………43
3.2十對一多工器……………………………………43
3.2.1 簡介………………………………………………43
3.2.2 十對一多工器電路介紹…………………………46
3.2.3 十對一多工器偏壓電路…………………………47
3.2.4 十對一多工器佈局及模擬結果…………………49
3.3輸出驅動器………………………………………49
3.3.1 電路介紹…………………………………………49
3.4佈局與模擬………………………………………50
4結論與建議………………………………………55
4.1結論………………………………………………55
4.2建議將來研究方向………………………………55

[1] K. Lee, S. Kim, G. Ahn, and D.-K. Jeong, "A CMOS Serial Link for Fully Duplexed Data Communication," IEEE Journal of Solid-State Circuits, vol. 30, pp. 353--364, April 1995.
[2] C.-K. K. Yang and M. A. Horowitz, "A 0.8mm CMOS 2.5 Gb/s Oversampling Receiver and Transmitter for Serial Links," IEEE Journal of Solid-State Circuits, vol. 31, pp. 2015--2023, December 1996.
[3] C.-K. Yang, R. Farjad-Rad, and M. A. Horowitz, "A 0.5mm CMOS 4.0-Gbit/s Serial Link Transceiver with Data Recovery Using Oversampling," IEEE Journal of Solid-State Circuits, vol. 33, pp. 713--722, May 1998.
[4] K. Lee, Y. Shin, S. Kim, D.-K. Jeong, G. Kim, B. Kim, and V. D. Costa, ?.04 GBd Low EMI Digital Video Interface System Using Small Swing Serial Link Technique," IEEE Journal of Solid-State Circuits, vol. 33, pp. 816--823, May 1998.
[5] R. Gu, J. M. Tran, H.-C. Lin, A.-L. Yee, and M. Izzard, "A 0.5-3.5Gb/s Low-Power Low-Jitter Serial Data CMOS Transceiver," IEEE International Solid-State Circuits Conference, pp. 352--353, 1999.
[6] M. Fukaishi, K. Nakamura, M. Sato, Y. Tsutsui, S. Kishi, and M. Yotsuyanagi, "A 4.25Gb/s CMOS Fiber Channel Transceiver with Asynchronous Binary Tree-type Demultiplexer and Frequency Conversion Architecture," IEEE International Solid-State Circuits Conference, pp. 306--307, 1998.
[7] J. F. Ewen, A. X. Widmer, M. Soyuer, K. R. Wrenner, B. Parker, and H.~A. Ainspan, "Single-Chip 1062Mbaud CMOS Transceiver for Serial Data Communication," IEEE International Solid-State Circuits Conference, pp. 32--33, 1995.
[8] J. McNeill, "Jitter in ring oscillators," IEEE International Symposium of Circuits and Systems, pp. 201--204, 1994.
[9] S. Koneru, Y. Chen, R. Geiger, and E. Lee, "Deterministic Phase Jitter in Multi-Phase CMOS Ring Oscillators Due to Transistor Mismatches," IEEE International Symposium of Circuits and Systems, pp. 213--216, 1998.
[10] J. G. Maneatis and M. A. Horowitz, "Precise Delay Generation Using Coupled Oscillators," IEEE Journal of Solid-State Circuits, vol. 28, pp. 1273--1282, December 1993.
[11] J. G. Maneatis, "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques," IEEE Journal of Solid-State Circuits, vol. 31, pp. 1723--1732, November 1996.
[12] H. O. Johansson, "A Simple Precharged CMOS Phase Frequency Detector," IEEE Journal of Solid-State Circuits, vol. 33, pp. 295--299, February 1998.
[13] R. E. Best, Phase-Locked Loops. McGraw-Hill, 1997.
[14] F. M. Gardner, "Charge-pump phase-lock loops," IEEE Transactions on Communications, vol. COM-28, pp. 1849--1858, November 1980.
[15] M. Fujii, K. Numata, T. Maeda, M. Tokushima, S. Wada, M. Fukaishi, and M. Ishikawa, "A 150mW 8:1 MUX and a 170mW 1:8 DEMUX for 2.4 Gb/s Optical-Fiber Communication Systems Using n-AlGaAs/i-InGaAs HJFET's," IEEE Journal of Solid-State Circuits, vol. 6, pp. 43--46, March 1998.