臺灣博碩士論文加值系統

近年來隨著電子競技產業的蓬勃發展，中央處理器運算速度的與效能不斷往上提昇，再加上搭配軟硬體超頻設計，讓系統的效能達大最佳化另外。當然，行動通訊裝置在產品越做越輕薄而功能越來越多元化的情況下，許多意圖發射源之產品擺放在相對小的空間導致相互干擾，進而影響系統的整體之性能。
本文提出了針對筆記型電腦達到最高效能的方法。如何在一台高效能筆記型電腦中，在能源管理、雜訊干擾和熱環流達到一個最佳化的環境。建立一個實驗用用一台電競筆電上來比較效能差異、能源管理、雜訊干擾和熱環流的影響，以最佳化的設計與計算來達到最理想的使用環境。了解雜訊源及如何改善系統平台雜訊，可增加系統之無線通訊傳輸性能外也能在CPU和GPU不降頻解決雜訊下確保系統效能的優化；採用多相式降壓轉換器電源設計以及良好的熱處裡使得電源熱區溫度穩定，進而可使CPU設定持續在Turbo模式下來運行3D運算。

In recent years, with significant leaps stemming from electronic sports industries, the arithmetic speed as well as the efficiency of CPU (Central Processing Unit) are constantly on the upgrade. The progress, coupled with software and hardware overclocking designs, markedly facilitates the system optimization. Doubtlessly, in the wake of mobile communication devices featuring thinner and multifunctional models, numerous wireless communication transmitters, when placed in a relatively small space with high bandwidth integrated circuit products, gives rise to interference with each other. The interference may eventually result in negative influences upon the system’s overall performance.
This study proposes approaches to achieve the best performance for laptops. It illustrates how a laptop at its highest efficiency is optimized for power management, noise reduction and thermal circulation. By means of conducting an experiment, a gaming laptop is expected to clarify the performance distinctions, power management, noise interference, thermal circulation effects and how to increase the laptop’s efficiency to the utmost degree via its optimal design and calculation. Detecting the source of noise and improving the system platform noise can be conducive to the systems wireless communication transmission performance along with to its optimum value without CPU’s and GPU’s throttling. Adopting a power supply equipped with a design of a multiphase buck converter and an appropriate solution to heat enables the temperature in the heat zone of the power supply remains stable, allowing the CPU settings in turbo mode continue with its 3D computation.

中文摘要 i
英文摘要 ii
誌謝 iv
目錄 v
表目錄 vii
圖目錄 viii
第一章 緒論 1
1.1 研究動機 1
1.2 論文章節與結構 1
第二章 x86電腦平台系統架構 3
2.1 硬體架構 3
2.2 基本輸入輸出系統 5
2.3 輸入/輸出介面 7
2.3.1 直接媒體介面 8
2.3.2 快捷外設互聯標準稱 8
2.3.3 串行高級技術附件 9
2.3.4 通用序列匯流排 9
2.3.5 高清晰音效 10
2.3.6 低針腳數匯流排 11
2.3.7 積體電路匯流排 11
2.3.8 串行外設介面 12
2.3.9 系統管理匯流排 13
第三章 筆記型電腦雜訊源之分析 15
3.1 數位元件與射頻模組雜訊源分析 15
3.1.1 電磁干擾 16
3.1.2 積體電路元件 17
3.1.3 發射頻率干擾 18
3.2 同步切換雜訊 20
3.3 雜訊源耦合途徑分析 21
3.4 電路板佈局走線與設計 22
第四章 筆記型電腦之電源設計與管理 27
4.1 高級配置與電源介面 27
4.2 系統電源架構 32
4.3 系統效能最佳化之電源管理 39
第五章 實驗裝置配置和實驗數據 44
5.1 雜訊影響 46
5.2 效能量測與比較 51
第六章 結論與未來方向 56
參考文獻 58

[1]Visvesh S. Sathe, Srikanth Arekapudi, Alexander Ishii, Charles Ouyang, Marios C. Papaefthymiou and Samuel Naffziger, “Resonant-Clock Design for a Power-Efficient, High-Volume x86-64 Microprocessor,” IEEE Journal of Solid-State Circuits., vol. 48, no. 1, pp. 140-149, Jan. 2013.

[2]Marcelo Brandalero and Antonio Carlos S. Beck, “A Mechanism for Energy-Efficient Reuse of Decoding and Scheduling of x86 Instruction streams,” in Proc. Design, Automation & Test in Europe Conference & Exhibition (DATE)., Lausanne, Switzerland, Mar. 2017, pp. 27-31.

[3]Fern Nee Tan, Sze Geat Pang, Lee Kee Yong and Chee Siong Lee, “Power gating techniques on Platform Controller Hub,” in Proc. IEEE Conference Publications., San Melaka, Feb. 2010, pp. 1-7.

[4]Intel, 575232_KBL_H_PDG_Rev2.0, KBL Platform Design Guide.

[5]Onur Mutlu; Rich Belgard; Thomas R. Gross; Norman R. Jouppi; John L. Hennessy; Steven Przybylski; Chris Rowen; Yale N. Patt; Wen-Mei W. Hwu; Stephen W. Melvin; Michael C. Shebanow; Tse-Yu Yeh; Andy Wolfe, “Common Bonds: MIPS, HPS, Two-Level Branch Prediction, and Compressed Code RISC Processor,” IEEE Computer Society., vol. 36, no. 4, pp. 70-85, Aug. 2016.

[6]Hui Jun Wu, “Kernel Service Protection for Client Security,” IEEE Security & Privacy., vol. 8, no. 5, pp. 14-19, Oct. 2010.

[7]Rafael Rodrigues Machado and Gustavo Maciel Dias Vieira, “UEFI BIOS Accessibility for the Visually Impaired,” in Proc. Computing Systems Engineering (SBESC)., Curitiba, Nov. 2017, pp. 6-10.

[8]H. N. Lin, J. L. Chang, and C. K. Chen, “Radiated EMI Coupling Analysis Between High-Speed Modules and Receiving Antennas of Mobile Devices,” in Proc. 2012 Asia-Pacific Symposium on Electromagnetic Compatibility (APEMC 2012)., Singapore, May 2012, pp. 373-376.

[9]Chulsoon Hwang, David Pommerenke, Jun Fan, Takashi Enomoto, Junji Maeshima and Kenji Araki, “Modeling and Estimation of LCD Noise Modulation for Radio Frequency Interference,” IEEE Transactions on Electromagnetic Compatibility., vol. 59, no. 6, pp. 1685-1692, Dec. 2017.

[10]Ping Li and Lijun Jiang, "A novel characterization method of the radiation emission for electromagnetic compatibility," Electromagnetic Compatibility (EMC), 2011 IEEE International Symposium on, pp.264-269, Aug. 2011.

[11]Xin Tong, David W. P. Thomas, Angela Nothofer, Phillip Sewell and Christos Christopoulos, “Modeling Electromagnetic Emissions From Printed Circuit Boards in Closed Environments Using Equivalent Dipoles,” IEEE Transactions on Electromagnetic Compatibility., vol. 52, no. 2, pp. 462-470, May 2010.

[12]Jun Wang, Jianmin Lu, Yang Liu, Xiuqin Chu and Yushan Li, “Effective Radii of On-Chip Decoupling Capacitors Under Noise Constraint,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems., vol. 24, no. 12, pp. 3415-3423, Dec. 2016.

[13]Hui-Fen Huang, Qing-Xin Chu and Jian-Kang Xiao, “Microstrip Mismatching Technique for Reducing SSN in High Speed Integrated Circuit,” IEEE Transactions on Components and Packaging Technologies., vol. 31, no. 2, pp. 439-443, Jun. 2008.

[14]Sebastian Müller, Torsten Reuschel, Renato Rimolo-Donadio, Young H. Kwark, Heinz-Dietrich Brüns and Christian Schuster, “Energy-Aware Signal Integrity Analysis for High-Speed PCB Links,” IEEE Transactions on Electromagnetic Compatibility., vol. 57, no. 5, pp. 1226-1234, Oct. 2015.

[15]U. Olgun, C. C. Chen and J. L. Volakis, “Energy-Aware Signal Integrity Analysis for High-Speed PCB Links,” IET Microwaves, Antennas & Propagation., vol. 6, no. 11, pp. 1200-1206, Aug. 2012.

[16]Madhavan Swaminathan and A. Ege Engin, “Power Integrity Modeling and Design for Semiconductors and Systems” Chapter 1, Prentice Hall, 2008.

[17]Yinghao Ye, Domenico Spina, Paolo Manfredi, Dries Vande Ginste and Tom Dhaene, “A Comprehensive and Modular Stochastic Modeling Framework for the Variability-Aware Assessment of Signal Integrity in High-Speed Links,” IEEE Transactions on Electromagnetic Compatibility., vol. 60, no. 2, pp. 456-467, Jul. 2017.
[18]Wangxin Huang and Jaber A. Abu Qahouq, “Energy Sharing Control Scheme for State-of-Charge Balancing of Distributed Battery Energy Storage System,” IEEE Transactions on Industrial Electronics., vol. 62, no. 5, pp. 2764-2776, May 2015.

[19]ACPI 6.0 specifications, http://www.uefi.org/sites/default/files/resources/ACPI_6.0.pdf.

[20]Sachin Kumar, Student Member and Michael Pecht, “Baseline Performance of Notebook Computers Under Various Environmental and Usage Conditions for Prognostics,” IEEE Transactions on Components and Packaging Technologies., vol. 32, no. 3, pp. 667-676, Sept. 2009.

[21]Langyuan Wang, Menglian Zhao, Xiaobo Wu, Xiaohan Gong and Liuqing Yang, “Fully Integrated High-Efficiency High Step-Down Ratio DC–DC Buck Converter with Predictive Over-Current Protection Scheme,” IET Power Electronics., vol. 17, no. 14, pp. 1959- 1965, Nov. 2017.

[22]Intel, 543842_SKL_KBL_HS_PAG_Rev1p5, IMVP8 Power Architecture Guide.

[23]Shuyu Zhang, Menglian Zhao, Xiaobo Wu and Haozhou Zhang, “Current-balance method for multi-phase DC–DC buck converters with wide duty ratio applications in both CCM and DCM,” Electronics Letters., vol. 53, no.15, pp. 1062-1074, Jul. 2017.

[24]Intel, 559100_559100_KBL_EDS_Vol_1, KBL External Design Specification.