臺灣博碩士論文加值系統

高速數位類比轉換器是目前高效能系統,如資料通訊系統、電腦系統、高畫質電視、數位電視中不可缺少的主要電路。然而電流驅動式數位類比轉換器因製程造成電流源不匹配效應往往會限制靜態與動態線性度。本論文設計一個簡單的隨機架構去改善製程的不匹配。我們利用多輸入單輸出多工器架構再配合隨機產生器讓原本固定的線路可以隨機改變,再配合特殊的電流源開關的佈局去改善不同製程的改變,藉此方法打亂諧波,將能量平均分散到noise floor而增加SFDR。
本論文為配合上述簡單隨機架構的一個12位元200MHz數位類比轉換器,數位類比轉換器電路的實現,用切換式電流源式是一個很好的實現方法。數位類比轉換器中包含在較低的4位元為2進位權重架構和較高的8位元為含有隨機匹配的溫度計編碼架構。設計需考量為增進數位類比轉換器的動態效能及提高解析度與元件間的匹配,因而使用了抑制突波的栓鎖器和特殊的佈局,來增加效能。同時也考量了在佈局繞線時產生的寄生電容,所造成速度還有信號不同步的效應。採用TSMC 0.18 µm 1P6M mixed‐signal CMOS 製程來實現，整體晶片面積為0.9022mm2。

High speed digital-to-analog converters (DACs) are very important blocks of nowadays high-performance systems, such as data communication links using multilevel signaling, computer systems, HDTV and digital TV. However, these current-steering DACs suffer from the element mismatch of technologies, which limits both the static and dynamic performance. This thesis proposes a simple random structure to improve the element mismatch . A multiplexer with 4-bit input and 4-bit output was implemented to perform the random selection. The random generator controls the selection of the element in the MSB part so that the harmonics caused by mismatch can be attenuated. The simple random structure can be used to randomize tones such that spurious-free dynamic range is increased. A special geometrical arrangement of unit cells in the current sources of the MSB, along with a new matrix sequence, results in full cancellation of gradient errors.
The thesis presents a 12-bit 200MHz digital-to-analog-converter (DAC) by using a current-steering architecture. The output of the DAC does not require an extra output buffer to convert I to V so as to achieve lower power consumption, and to suit for high speed and high resolution application.
The current steering DAC needs to deal with the issue of the current source mismatch due to process fabrication. Therefore, current sources are first optimized by transistor size to reduce non-ideal integral nonlinearity (INL) and differential nonlinearity (DNL) effects on static performance. To reduce non-ideal glitch effects, binary-order decision circuits are implemented in the current-steering DAC to allow only one current source opened every time for better performance. Combined with optimized switching sequence and symmetric current source array arranged as a two-dimensional common centroid floor plan, gradient effects and symmetric errors can be further decreased.
The 12-bit digital-to-analog converter was fabricated in a TSMC 0.18μm CMOS technology. It is based on a current steering dual segment with both thermometer and binary coded 8+4 architecture.

中文摘要 I
Abstract (English) II
誌謝 IV
目錄 V
圖目錄 VIII
表目錄 XI

第一章. 緒論
1.1 研究動機 1
1.2 論文組織 2
第二章. 數位-類比轉換器基本架構 3
2.1 理想數位-類比轉換器 3
2.2數位-類比轉換器規格 4
2.2.1 靜態特性 4
2.2.2 動態特性 8
2.2.3 動態範圍 10
2.3 二進位加權式數位-類比轉換器架構 12
2.3.1 R-2R 階梯式數位-類比轉換器 13
2.3.2 切換電容式電荷重分配數位-類比轉換器 14
2.3.3 二進位碼加權電流式數位-類比轉換器 15
2.4 溫度計碼式數位-類比轉換器架構 16
2.5 混合型數位-類比轉換器架構 18
2.6 總結 19
第三章. 電流式數位-類比轉換器的非理想效應 20
3.1 電流源電晶體的不匹配性 20
3.2 電流源的有限輸出阻抗 24
3.3 電流源陣列的不匹配性 26
3.4 電流源開關電晶體組的非理想效應 29
3.5 時脈劇跳 32
3.6 總結 32
第四章. 數位-類比轉換器電路設計 34
4.1 數位-類比轉換器的架構 34
4.1.1 區段式溫度計碼數位-類比轉換器 35
4.1.2 12位元數位-類比轉換器架構圖 37
4.2數位電路 38
4.2.1溫度計解碼器 38
4.2.2 隨機電路 41
4.2.3 高速門閂電路 42
4.3 類比電路 43
4.3.1 切換單位電流源設計 43
4.3.2 參考偏壓電流源電路 45
4.4 矩陣序列最佳化 46
4.5 佈局 48
4.6 總結 50
第五章. 模擬與測試電路 51
5.1 模擬結果 51
5.2 測試電路 56
5.3 量測結果 58
5.4 結果討論 63
第六章. 結論與未來工作展望 64
參考文獻 65

[1] Mikael Gustavsson, J Jacob Wikner and Nianziong Nick Tan, “CMOS Data Converters for communications” , Kluwer Academic Publishers, Boston,2000.
[2] Farzen K., Johns D.A., “A power-efficient architecture for high-speed D/A Converters,” Circuits and System, 2003. ISCAS ’03., Proceedings of the 2003 International Symposium on, Volume”1,25-28 ,Pages: I-897 – I-900 vol.1 May 2003.
[3] J. Bastos, M. Steyaert, and W. Sansen, “A high yield 12-bit 250-MS/s CMOS D/A converter,” in Proc. IEEE 1996 CICC, pp. 431-434, May 1996.
[4] A. R. Bugeja, B.-S. Song, P. L. Rakers, and S. F. Gilling, “A 14b 100 MSample/s CMOS DAC designed for spectral performance,” in Proc. IEEE1999 ISSCC, pp. 148-149, Feb. 1999.
[5] C-H. Lin and K. Bult, “A 10b 500MSamples/s CMOS DAC in 0.6mm2,” IEEE J. Solid-State Circuits, vol. 33, pp. 1948-1958, Dec. 1998.
[6] J. Bastos, A. Marques, M. Steyaert and W. Sansen, “A 12-bit intrinsic accuracy high-speed CMOS DAC,” IEEE J.Solid-State Circuits, vol. 33, pp. 1959-1968, Dec. 1998.
[7] A. Van den Bosch, M. Borremans, M. Steyaert, and W. Sansen, “A 12b 500 MSamples/s current-steering CMOS D/A converter,” in IEEE Int. Solid-State Circuits Dig. Tech. Papers, pp. 366-367, Feb. 2001.
[8] G. Van Der Plas, J. Vandenbussche, W. Sansen, M. Steyaert, and G. Gielen, “A 14-bit intrinsic accuracy Q2 random walk CMOS DAC,” IEEE J. Solid-State Circuits, vol. 34, pp. 1708–1717, Dec. 1999.
[9] J. Hyde, T. Humes, C. Diorio, M. Thomas, and M. Figueroa, “A 300-MS/s 14-bit digital-to-analog converter in logic CMOS,” IEEE J. Solid-State Circuits, vol. 38, pp. 734–740, May 2003.
[10] A. Van den Bosch, M. A. F. Borremans, M. Steyaert, and W. Sansen, “A 10-bit 1-GSamples/s Nyquist Current-Steering CMOS D/A converter,” IEEE J. Solid-State circuits, VOL. 36, NO. 3, pp. 315-324, MAR. 2001
[11] Kevin O’Sullivan, Chris Gorman, Michael Hennessy, and Vincent Callaghan, “ A 12-bit 320-MSample/s Current-Steering CMOS D/A Converter in 0.44 mm2 ,” IEEE J. Solid-State Circuits, vol. 39, no. 7, JULY 2004.
[12] Jurgen Deveugele, Geert Van der Plas, Michiel Steyaert,Georges Gielen, and Willy Sansen, “A Gradient-Error and Edge-Effect Tolerant Switching Scheme for a High-Accuracy DAC,” IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, vol. 51, no. 1, JANUARY 2004.
[13] K. Lakshmikumar, R. Hadaway, ad M. Copeland, “Characterization and modeling of mismatch in MOS transistors for precision analog design,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 1057-1066, Dec. 1986.
[14] M. J. M. Pelgrom, A.C. J. Duinmaijer, and A. P. G. Welbers, “Matching properties of MOS transistors,” IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1439, Oct.1989.
[15] Yonghua Cong and Randall L. Geiger, “A 1.5-V 14-Bit 100-MS/s Self-Calibrated DAC ,” IEEE J. Solid-State Circuits, vol. 38,no. 12, Dec. 2003.
[16] A. Van den Bosch, M. Steyaert, and W. Sansen, “SFDR-bandwidth limitations for high-speed high-resolution current-steering CMOS D/A converters,” in Proc. IEEE Int. Conf. Electronics, Circuits and Systems (ICECS), pp. 1193–1196, Sept. 1999.
[17] Mika P. Tiilikainen, “A 14-bit 1.8-V 20-mW 1-mm2 CMOS DAC,” IEEE J. Solid-State Circuits, vol. 36, no. 7, JULY 2001.
[18] Alex R. Bugeja, and Bang-Sup Song, “A Self-Trimming 14-b 100-MS/s CMOS DAC,” IEEE J. Solid-State circuits, vol. 35, pp. 1841-1852, Dec. 2000.
[19] 劉沛潔 “通訊系統中數位類比轉換器之電路設計,” 晶片系統002期
[20] Behzad Razavi, “Design of Analog CMOS Integrated Circuit Design” , McGraw-Hill,2001.
[21] John W. Harris and Horst Stocker. , “Handbook of mathematics and computational science” ,New York ,Springer,1998.
[22] J Ronald L. Graham, Donald E. Knuth and Oren Patashnik. , “Concrete mathematics /a foundation for computer science” , Addison-Wesley,1994.
[23] Behzad Razavi, “Principles of Data Conversion System Design” , NJ:IEEE Press,1995.
[24] 蔡宗彥 “A 12-bit 500-MSamples/s Current-Steering CMOS D/A Converter,” 交通大學碩士論文, 中華民國九十五年十月
[25] 白逸維 “12 bit 250MSamples/s Current-Steering CMOS Converters with Partial Random Element Matching” 交通大學碩士論文, 中華民國九十六年十二月