臺灣博碩士論文加值系統

近年來積體電路製程技術的進步，電路密度增加、電路功能強大，其工作電壓也隨著製程進步而降低，加上可攜式電子產品的發展盛行，低功率高效率為可攜式電子產品的首要考量，因此這些利用電池提供電源的電子電路必須工作在低電壓低電流以降低能量消耗，來增加產品用電之續航力。
本論文所提出一個全數位之降壓轉換器控制器，首先使用壓控振盪器做為比較電路，其結果不受溫度、製成變異之影響到降壓轉換輸出電壓之誤差，值得一提的是，脈波縮減控制滿足在不同應用下所需之電壓不同的需求。
根據上述的架構與技術，我們實現了一個輸出電壓範圍在0.9伏特~1.8伏特，負載電流在100~500毫安培的數位控制降壓轉換器電路。在使用TSMC 0.18-μm 1P6M CMOS製程時，模擬結果顯示電路在負載電流為100毫安培之效率可達86.3%~88.76%，負載電流為500毫安培之效率可達91.5%~94.5%。

In recent years, integrated circuit process technology improved, circuit density increases, and circuit function powerful. The improving of process technology decreases the operation voltage of circuit. Meanwhile, the portable electronic products are popular today. So, low power consumption and high power efficiency are the primary consideration when designing portable electronic products. To increase the endurance of these portable electronic products, these circuits must operate in a low voltage and low current to reduce the power consumption.
In this paper, a full-digital bulk converter controller is proposed. First, using VCO as a comparison circuit. The result of this circuit will not be affected by temperature or process. It is worth to mention that PWS circuit can meet the requirement under the different voltage.
Based on the proposed architecture and techniques, an output voltage range between 0.9v~1.8v, load current range between 100mA~500mA digital control bulk converter circuit is realized. In TSMC 0.18-μm 1P6M CMOS process, simulation results show that the circuit in the load current of 100 mA the efficiency up to 86.3% ~ 88.76%, the load current of 500 mA the efficiency up to 91.5% ~ 94.5%.

目錄
中文摘要................................................................................................................................ I
Abstract .................................................................................................................................II
目錄..................................................................................................................................... III
圖目錄................................................................................................................................. VI
表目錄................................................................................................................................. IX
專有名詞中、英文對照表...................................................................................................X
第一章 緒論................................................................................................................... 1
1-1 研究動機........................................................................................................... 1
1-2 論文架構安排................................................................................................... 1
第二章 降壓直流-直流轉換器工作原理介紹.............................................................. 3
2-1 降壓直流轉換器工作原理............................................................................... 3
2-2 連續導通模式與不連續導通模式................................................................... 4
2-2-1 連續導通模式....................................................................................... 4
2-2-2 連續導通模式與不連續導通模式的邊界........................................... 7
2-2-3 不連續導通模式................................................................................... 8
2-3 輸出漣波電壓................................................................................................... 8
2-4 功率開關驅動電路........................................................................................... 9
2-5 轉換效能......................................................................................................... 10
2-5-1 線性調節率 ..........................................................................................11
2-5-2 負載調節率 ..........................................................................................11
2-6 暫態響應..........................................................................................................11
第三章 傳統降壓轉換器控制電路之架構................................................................. 13
3-1 降壓轉換器傳統類比控制電路..................................................................... 13
3-1-1 電壓模式類比控制電路..................................................................... 13
3-1-2 電流模式類比控制電路..................................................................... 15
3-2 降壓轉換器傳統數位控制電路..................................................................... 17
3-2-1 電壓模式數位控制電路..................................................................... 17
3-2-2 電流模式數位控制電路..................................................................... 20
3-3 文獻綜合分析................................................................................................. 22
第四章 新型降壓轉換器之設計概念及電路架構..................................................... 24
4-1 設計概念與精簡的電路架構......................................................................... 24
4-2 降壓轉換器設計概念增強............................................................................. 26
4-3 快速脈波縮減技術......................................................................................... 28
4-4 新型降壓轉換器架構與工作原理................................................................. 30
第五章 新型降壓轉換器之子電路設計..................................................................... 37
5-1 壓控振盪器(Voltage-Controlled Oscillator, VCO)......................................... 37
5-2 邊緣觸發SR栓鎖器(Edge-triggered SR-Latch, ESR).................................. 40
5-2-1 低功率邊緣觸發SR栓鎖器設計...................................................... 40
5-3 時序控制單元(Timing Control Unit, TCU) ................................................... 42
5-4 相位校正單元(Phase Correct Unit, PCU) ...................................................... 46
5-5 工作週期控制單元(Duty Cycle Control Unit, DCCU) ................................. 49
5-5-1 改良式連續近似暫存器(Improved Successive Approximation Register, ISAR) ................................................................................................... 50
5-5-2 脈波縮減電路(Pulse Width Shrink, PWS)......................................... 51
5-6 降壓轉換器功率級驅動電路(Gate Driver) ................................................... 53
第六章 偏重數位化降壓轉換器模擬結果................................................................. 56
6-1 降壓轉換器最高與低高輸出電壓之模擬..................................................... 57
6-2 降壓轉換器輸出負載變動與輸出電壓之模擬............................................. 63
6-3 暫態響應模擬結果......................................................................................... 64
6-4 輸出漣波電壓模擬結果................................................................................. 65
6-5 線性調節率與負載調節率之模擬結果......................................................... 66
6-6 控制電路功率消耗......................................................................................... 68
6-7 電路效能曲線圖............................................................................................. 70
6-8 電路規格......................................................................................................... 71
6-9 效能比較......................................................................................................... 72
第七章 結論與未來展望............................................................................................. 73
參考文獻............................................................................................................................. 74

參考文獻
[1] 梁適安 交換式電源供給器之理論與實務設計,全華出版社,2008.
[2] Ned Mohan, Tore M. Undeland, William P. Robbins, “Power Electronics: Converters, Applications, and Design,” 3rd Edition, 2003.
[3] R. Jacob Baker, “CMOS: circuit design, layout, and simulation,” 3nd Edition, John Wiley & Sons, Inc. 2010.
[4] http://www.ti.com/lit/an/slva390/slva390.pdf
[5] Ke-Horng Chen, Chien-Ching Chien, Hish-Hish Ho and Li-Ren Huang, “Optimum Power-Saving Method for Power MOSFET Width of One-Cycle Control DC/DC Converter,” 37th IEEE Power Electronic Specialists Conference, pp. 1-5, June 2006.
[6] Robert W. Erickson and Dragan Maksimovic, Fundamentals of Power Electronics 2nd Edition, 2000.
[7] Chi Yat Leung, Philip K. T., Ka Nang Leung, Mansun Chan, “An Integrated CMOS Current-Sensing Circuit for Low-Voltage Current-Mode Buck Regulator” IEEE Circuits and Systems, vol. 52, no. 7, pp. 394-397, July. 2005.
[8] Mengmeng Du, Hoi Lee, Jin Liu, “A 5-MHz 91% Peak-Power-Efficiency Buck Regulator With Auto-Selectable Peak- and Valley-Current Control,” IEEE J. Solid-State Circuits, vol. 46, no. 8, pp. 1928-1939, Aug. 2011.
[9] Chao-Chun Chen, Chung-Hsun Huang, “A High Power Efficiency Buck Converter with Fast Transient Response for Wide Load Range Applications,” The 22nd VLSI design/CAD Symposium, May. 2011.
[10] Cheung Fai Lee and Philip K. T. Mok, “A Monolithic Current-Mode CMOS DC–DC Converter With On-Chip Current-Sensing Technique,” IEEE J. Solid-State Circuits, vol. 39, no. 1, Jan. 2004.
[11] Benjamin J. Patella, Aleksandar Prodic, Art Zirger, Dragan Maksimovic, “High-Frequency Digital PWM Controller IC for DC–DC Converters,” IEEE J. Power Electronics, vol. 18, no. 1, Jan. 2003.
[12] Hani Ahmad, Bertan Bakkaloglu, “A Digitally Controlled DC-DC Buck Converter Using Frequency Domain ADCs,” In Proc. 25th IEEE, Applied Power Electronics Conference and Exposition, pp. 1871-1874, Feb. 2010.
[13] Olivier Trescases, Aleksandar Prodic, Wai Tung Ng, “Digitally Controlled Current-Mode DC–DC Converter IC,” IEEE J. Circuits and Systems, vol. 58, no. 1, pp. 219-231, Jan. 2011.
[14] Angel V. Peterchev, Seth R. Sanders, “Quantization Resolution and Limit Cycling in Digitally Controlled PWM Converters,“ IEEE J. Power Electronics, vol. 18, no. 1, pp. 301-308, Jan. 2003.
[15] Shih-Nung Wei, “Design of an All-Digital Programmable DLL-Based Frequency Synthesizer,” NCNU MS. Thesis, 2010.
[16] Mark G.Johnson, Edwin Hudson “A Variable Delay Line PLL for CPU- Coprocessor Synchronization, “ IEEE J. Solid-State Circuits, vol. 23, no. 5, Oct. 1988.
[17] Jen-Tsung Yu, “A Compact Delay-Recycled Clock Skew-Compensation And/Or Duty-Cycle-Correction Circuit,” NCNU MS Thesis, Aug. 2011.
[18] June-Ming Hsu, Ching-Yuan Yang, and Shen-Iuan Liu, “Clock-Deskew Buffer Using a SAR-Controlled Delay-Locked Loop,” IEEE J. Solid-State Circuits, vol. 35, no.8, pp. 1128-1136, Aug. 2000.
[19] W. Wang, I-C. Wey, C.-T. Wu and A.-Y. Wu, “A Portable All-Digital Pulsewidth Control Loop for SOC Applications,” In Proc. IEEE International Symposium on Circuits and Systems, pp. 3165–3168, Sept. 2006.
[20] Junhua Liu, Le Ye, Zhixin Deng, Jinshu Zhao and Huailin Liao, “A 1.8V to 10V CMOS Level Shifter for RFID Transponders,“ In Proc. 10th IEEE State and Integrated Circuit Technology, pp. 491-493, Nov. 2010.
[21] Eric G Soenen, Alan Roth, Justin Shi, Martin Kinyua, Justin Gaither, Elizabeth Ortynska, TSMC, Austin, TX ”A Robust Digital DC-DC Converter with Rail-to-Rail Output Range in 40nm CMOS,“ IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 198-199, Feb. 2010.
[22] Man Pun Chan , Philip K. T. Mok, “Design and Implementation of Fully Integrated Digitally Controlled Current-Mode Buck Converter,“ IEEE J. Circuits and Systems, vol. 58, no. 8, pp. 1980-1991, Aug. 2011.
[23] Po-Hsiang Lan, Chun-Yen Tseng, Feng-Chang Yeh, Po-Chiun Huang, “A Multi-Mode Digital Controller with Windowed ADC and Self-Calibrated DPWM for Slew-Enhanced Switching Converter,” In Proc. IEEE Asian Solid State Circuits Conference, pp. 1-4, Nov. 2010.