臺灣博碩士論文加值系統

隨著智慧型手機、平板電腦、PDA等可攜式電子產品盛行，提高各項可攜式電子產品效能已成為趨勢，其中電壓調節模組往往佔據這些電子產品的一定體積，而為了達到更高效率的電源管理，直流/直流電壓調節模組甚為重要。
本論文使用製程為TSMC 0.25 um CMOS HIGH VOLTAGE MIXED SIGNAL共完成三個晶片並透過CIC於TSMC下線，晶片分別為(1) 低壓降線性穩壓器，量測結果顯示低壓降特性讓電路在輸入電壓與輸出電壓相近時，轉換效率高達98.5%；(2) 精簡型切換式降壓轉換器，使用較簡單的回授電路完成PWM控制，量測結果顯示PWM頻率會隨著負載增加而減少，未來可以應用於負載感測； (3) 數位控制切換式降壓轉換器，使用全數位的方式控制產生PWM，可以固定PWM獲得最佳化輸出電壓，電路可以根據不同功能需求，提供不同的電壓準位轉換。
另外將數位控制切換式降壓轉換器以FPGA實現電路後應用於LED驅動，由於LED是電流驅動元件，其亮度與電流大小成正比，依照不同的應用會使用不同的LED串列數，因此LED驅動電壓也要隨著改變。本論文提出自適應電壓調變LED驅動電路系統，輸入電壓固定為40V，輸出電壓可以依照不同的LED串列數自動調整達到最佳化驅動，輸出電流最大可以驅動至1A，可以依照使用者需求自行調整LED亮度。
電路測試結果顯示可以驅動10個1W白光LED (300mA)，最高效率為80.38%，或10個3W白光LED (500mA)，最高效率為83.49%，或5個5W白光LED (600mA)，最高效率為84.69%，輸出電壓可調範圍為0V～38V。

In this thesis, it uses the process of TSMC 0.25 um CMOS HIGH VOLTAGE MIXED SIGNAL to complete a total of three wafers and be off the assembly line of TSMC through CIC. The wafers are as the following respectively: (a) low-dropout linear regulator. Measurement results show that the feature of low voltage drop allows the conversion efficiency is up to 98.5% when the input voltage and the output voltage of circuit are similar; (b) simple-switching buck converter. It uses relatively simple feedback circuit to complete PWM control, and measurement results show that the PWM frequency will be decreased as the load increases, which can be applied to the load sensing in the future; (c) digital control switching buck converter. It uses all-digital way to control and generate PWM. It can fix PWM to obtain the best output voltage. The circuit can provide different voltage levels conversion according to the different functional needs.
Additionally, digital control switching buck converter uses FPGA to achieve LED driver circuit and then apply to LED driving. According to different applications, it uses different LED serial number, so LED is also changed as the driving voltage. This paper presents self-adaptive voltage regulation LED driving system. The input voltage is fixed at 40V, and the output voltage can follow different LED serial number to adjust to optimal driving automatically. The maximum output current can be driven to 1A. It can adjust LED brightness in accordance with user requirements.
The circuit test results show the adjustable output voltage range is 0V ~ 38V, and it can drive 10 1W white LED (300mA), or 10 3W White LED (500mA), or 5 5W white LED (600mA) with maximum efficiency 84.69%.

中文摘要 i
ABSTRACT ii
誌謝 iii
目錄 iv
表目錄 viii
圖目錄 ix
第一章 緒論 1
1.1 背景簡介 1
1.2 研究動機 2
1.3 論文架構 3
第二章 直流對直流轉換器概論 4
2.1 穩壓器分類 4
2.1.1 切換式降壓轉換器簡介 5
2.2 控制電路分類 8
2.2.1 電壓模式控制(Voltage Mode Control) 8
2.2.2 電流模式控制(Current Mode Control) 9
2.3 電壓模式切換式降壓穩壓器系統迴路穩定度分析 12
2.3.1 電壓模式切換式降壓穩壓器系統轉移函數 13
2.3.2 補償電路型式 15
2.3.3 Type II補償電路設計 16
2.3.4 Type III-A補償電路設計 18
2.3.5 Type III-B補償電路設計 21

第三章 低壓降線性穩壓晶片設計 23
3.1 介紹 23
3.2 電路架構 24
3.2.1 轉換效率 25
3.2.2 負載穩壓調節率(Load Regulation) 26
3.2.3 線性穩壓調節率(Line Regulation) 27
3.3 頻率響應(Frequency response) 28
3.4 電路實現 33
3.4.1 帶差參考電路 33
3.4.2 誤差放大器電路 36
3.5 模擬結果 38
3.6 晶片佈局與量測 40
3.6.1 晶片佈局平面圖 40
3.6.2 晶片打線圖 41
3.6.3 晶片量測說明 42
3.6.4 晶片微影圖 43
3.6.5 晶片量測結果 44
第四章 精簡型切換式降壓穩壓晶片設計 47
4.1 介紹 47
4.2 電路架構 48
4.2.1 轉換效率 50
4.3 電路實現 51
4.3.1 電感、電容 51
4.3.2 比較器 51
4.4 模擬結果 54
4.5 晶片佈局 58
4.5.1 晶片佈局平面圖 58
4.5.2 晶片打線圖 59
4.5.3 晶片量測說明 60
4.5.4 晶片微影圖 61
4.5.5 晶片量測結果 62
第五章 基於FPGA實現LED自動電壓供給系統 68
5.1 介紹 68
5.2 電路架構 69
5.2.1 數位控制切換式降壓轉換器規格 70
5.2.2 回授控制電路 70
5.2.3 脈波寬度調變電路 73
5.2.4 轉換效率 74
5.3 FPGA硬體實現 75
5.3.1 FPGA開發板 75
5.3.2 FPGA硬體實現 76
5.3.3 硬體使用資源 79
5.4 量測結果 80
5.5 自適應電壓調變LED驅動電路系統實現 82
5.5.1 電路架構 82
5.5.2 自適應電壓調變LED驅動電路規格 88
5.5.3 測試結果 88
第六章 數位控制切換式降壓穩壓晶片設計 93
6.1 電路架構 93
6.2.1 數位控制切換式降壓穩壓器規格 94
6.2.2 回授控制電路 94
6.2.3 脈波寬度調變電路 95
6.2.4 死區時間控制電路 107
6.2.5 轉換效率 109
6.3 模擬結果 110
6.4 晶片佈局與模擬 112
6.4.1 晶片佈局平面圖 112
6.4.2 晶片打線圖 113
6.4.3 晶片量測說明 115
6.4.4 晶片微影圖 116
6.4.5 晶片量測結果 117
第七章 結論 120
參考文獻 121

[1]H. P. Forghani-zadeh and G. A. Rincon-Mora, “Current-sensing techniques for DC-DC converters,” IEEE Midwest Symp. on Circuitsand Systems, pp. 577-580, Aug. 2002.
[2]R. Lenk, “Application bulletin AB-20 optimum current-sensing techniques in CPU converters,” Fairchild Semiconductor Application Notes, 1999.
[3]P. Midya, M Greuel and P. Krein, “Sensorless Current Mode Control-An Observer Technique for DC- DC Converters,” IEEE Trans. Power Electronics, vol. 16, pp. 522-526, July 2001.
[4]E. Dallago, M. Passoni, and G. Sassone, “Lossless Current-Sensing in Low-Voltage High-Current dc-dc Modular Supplies,” IEEE Trans. On Industrial Electronics, pp. 1249-1252, Dec. 2000.
[5]Chaitanya K. Chava, Jose Silva-Martinez, “A frequency compensation scheme for LDO voltage regulators” IEEE Transactions On Circuits And Systems—I: Regular Papers, vol. 51, no. 6, pp.1041-1050, June 2004.
[6]Mahattanakul, J., “Design procedure for two-stage CMOS operational amplifiers employing current buffer,” IEEE Trans. Circuits Syst. II, vol.52, no. 11, pp.766-770, Nov. 2005.
[7]Mohammad Al-Shyoukh, Hoi Lee, Raul Perez, “A transient-enhanced low-quiescent current low-dropout regulator with buffer impedance attenuation,” IEEE Journal Of Solid-State Circuits, vol. 42, no. 8, pp.1732-1742, August 2007.
[8]Datasheet：www.xilinx.com/support/documentation/data_sheets/ds529.pdf
[9]Datasheet：www.fairchildsemi.com/ds/MM/MMBT2369.pdf
[10]Datasheet：www.irf.com/product-info/datasheets/data/irfr9024npbf.pdf
[11]S.H. Yang, Y. You, K.R. Cho, “A new dynamic d-flip-flop aiming at glitch and charge sharing free,” IEICE Transactions Electronic, vol.e86–c, no.3, pp. 496-505, March 2003.
[12]W. H. Chang, Y. H. Jen, C. H. Tsai , “An integrated DCM buck converter with peak-current mode control, ” in Proc. IEEE Int. Conf. Communications, Circuits and Systems, pp. 1061-1065, 2008.
[13]J.C. Tsai, T.Y. Huang, W.W. Lai, K.H. Chen, “Dual modulation technique for high efficiency in high-switching buck converters over a wide load range,” IEEE Trans. On Circuits And Systems—I: Regular Papers, vol. 58, no. 7, pp. 1671-1680, July 2011.
[14]Chi Yat Leung, K. T. Mok, Ka Nang Leung, Mansun Chan, “An integrated CMOS current-sensing circuit for low-voltage current-mode buck regulator,” IEEE Transactions On Circuits And Systems—II: Express Briefs, vol. 52, no. 7, pp. 394-397, July 2005.
[15]C.F. Lee, P.K.T. Mok, “A monolithic current-mode CMOS DC–DC converter with on-chip current-sensing technique,” IEEE Journal Of Solid-State Circuits, vol. 39, no. 1, pp. 3-14, January 2004.
[16]H.W. Huang, K.H. Chen, S.Y. Kuo, “Dithering skip modulation, width and dead time controllers in highly efficient DC-DC converters for system-on-chip applications,” IEEE Journal Of Solid-State Circuits, vol. 42, no. 11, pp. 2451-2465, Nov. 2007.
[17]J.J. Chen , F.C. Yang, C.C. Chen, “A new monolithic fast-response buck converter using spike-reduction current-sensing circuits” IEEE Transactions On Industrial Electronics, vol. 55, no. 3, pp.1101-1111, March 2008.
[18]J.J. Chen, “An active current-sensing constant-frequency HCC buck converter using phase-frequency-locked techniques” IEEE Transactions On Ultrasonics, Ferroelectrics, and Frequency Control, vol. 55, no. 4, pp.761-769, April 2008.
[19]W.R. Liou, , M.L. Yeh, Y.L. Kuo, “A high efficiency dual-mode buck converter ic for portable applications,” IEEE Transactions On Power Electronics, vol. 23, no. 2, pp.667-677, March 2008.
[20]H.H. Huang, C.L. Chen, K.H. Chen, “Adaptive window control (AWC) technique for hysteresis DC–DC buck converters with improved light and heavy load performance,” IEEE Trans. On Power Electronics, vol. 24, no. 6, pp.1607-1617, June 2009.
[21]C.H. Lin, K.H. Chen, H.W. Huang, “Low-Dropout regulators with adaptive reference control and dynamic push–pull techniques for enhancing transient performance,” IEEE Transactions On Power Electronics, vol. 24, no. 4, pp.1016-1022, April 2009,.
[22]K.H. Cheng, C.W. Su, and H.H. Ko, “A high-accuracy and high-efficiency on-chip current sensing for current-mode control CMOS DC-DC buck converter,” in Proc. IEEE ICECS, 15th, 2008.
[23]C.H. Tso, J.C. Wu, “A ripple control buck regulator with fixed output frequency,” IEEE Power Electronics Letters, vol. 1, no. 3, pp.61-63, September 2003.
[24]G.C. Chen, S.C. Hsia, “A novel voltage mode with digital control dc-dc buck converter,” in Proc. Conf. on Innovative Electronics Design and Applications, pp.20-23, 2012.
[25]B. Razavi, Design of analog CMOS integrated circuits. Boston, MA: McGraw-Hill, 2001.
[26]David A. Johns, Ken Martin, Analog integrated circuit design. John Wiley &; Sons, 1997.
[27]游宗穎, “具有脈衝寬度調變和脈衝頻率調變之同步高效率互補式金氧半切換式穩壓器,” 國立交通大學 電子工程研究所 碩士論文, 2003.
[28]王順源, “利用脈衝寬度調變操作在省電模式之高效率切換式穩壓器,” 國立清華大學 電子工程研究所 碩士論文, 2004.
[29]柯欣欣, “使用高精準度電流偵測技巧之高轉換效能同步互補式金氧半降壓切換式穩壓器, ” 國立中央大學 電機工程研究所 碩士論文, 2007.
[30]賴聖岳, “高功率發光二極體驅動晶片設計,” 國立雲林科技大學 電子與光電工程研究所 晶片電通組 碩士論文, 2012.