臺灣博碩士論文加值系統

由於製程的進步，電路愈益精密，匯流排的長度也越來越長。而在匯流排中，線路間的距離也越來越短，其間所產生的寄生電容值則增大，使得其每次的充放電事件消耗了更多的電能。因此，如何同時降低自生電容與耦合電容在匯流排中所消耗的電能，成為一個很重要的課題。我們在本篇論文中，提出一個方法amount-driven encoding method (ADEM)，針對on-chip的資料匯流排所消耗的電能進行改善，藉由整合資料編碼與Spacing的技術來達到此目標。我們將匯流排中的線路視為兩兩成對的相鄰線路，且沒有交集。再利用Spacing的技術以減小此成對的線路間所產生的耦合電容值，並對此成對之線路中的資料以四種編碼方式進行編碼，同時降低在此成對線路中自生電容與耦合電容所發生的充放電事件次數，進而達到低功率消耗的目標。我們模擬常見的多媒體檔案在匯流排中傳輸所消耗的電能，結果顯示ADEM在低功率消耗的效能上達到了25%的改進。相較於過去的相關研究，除了節省了更多的耗能，我們在電路複雜度與時間延遲方面，也有較好的表現。

As technology trends advancing, the increased bus length and the narrower geometrical proximity of adjacent bus lines form non-negligible coupling capacitances between two adjacent bus lines. Therefore, more power dissipation is caused by charge and discharge of the coupling capacitances. In this case, the effect of line-to-ground and coupling capacitances plays an important role for low-power bus system. In this thesis, we propose an integrated method, named amount-driven encoding method (ADEM), which minimizes the power dissipation of on-chip data buses through combining bus encoding and Spacing mechanisms. In our bus model, the bus lines are considered as the constitution of several adjacent pairs without intersection. Spacing mechanism is applied to decrease the values of coupling capacitances between pairs. For coupling capacitances between two adjacent lines within a pair, we reduce the charge and discharge times of them by applying four encoding methods in each bus cycle. Our method saves more than 25% of bus power on average compared to the un-encoded cases by transferring a large set of common used multimedia files on the bus. Comparing to previous work, ADEM saves more power effectively with a little overhead of circuit complexity and delay time.

摘要 i
Abstract ii
Acknowledgements iii
Table of Contents iv
List of Figures v
List of Tables vi
Chapter 1 Introduction 1
Chapter 2 Fundamental Background and Related Work 4
2.1. Fundamental background 4
2.1.1. Bus model 4
2.1.2 Power dissipation model 5
2.2. Related work 11
2.2.1. Address bus 12
2.2.2. Instruction bus 12
2.2.3. Data bus 13
2.2.3.1. Bus-Invert 14
2.2.3.2. Odd/Even Bus-Invert (OEBI) 14
2.2.3.3. Coupling-Based Bus-Invert (CBBI) 15
2.2.3.4. Fibonacci Coding 15
2.2.4. Spacing, Shielding, and Swapping 16
Chapter 3 Amount-Driven Encoding Method (ADEM) 18
3.1. Overview 18
3.2. Principle of ADEM 21
3.3. Overhead reduction 27
3.4. Spacing mechanism 29
Chapter 4 Experimental Results 32
4.1. Overview of simulation 32
4.2. Results analysis 33
4.2.1. Power dissipation caused by informed lines 34
4.2.2. The impact of capacitance ratio, distance ratio, and bus width 34
4.3. Overhead comparison 40
Chapter 5 Conclusions and Future Work 42
5.1. Conclusions 42
5.2. Future work 43
Bibliography 45

[1] P. P. Sotiriadis and A. Chandrakasan, “Bus energy minimization by transition pattern coding (TPC) in deep sub-micron technologies,” Proc. of 2000 IEEE/ACM Int. Conf. Computer-Aided Design, pp. 322–327. 2000.
[2] M. R. Stan and W. P. Burleson, “Bus-invert coding for low-power I/O”, IEEE Trans. on VLSI Systems, Volume 3, pp. 49–58, Mar. 1995.
[3] Y. Shin, S. Chae, and K. Choi, “Partial bus-invert coding for power optimization of application-specific systems”, IEEE Trans. on VLSI Systems, Volume 9, pp. 377–383, Apr. 2001.
[4] L. Benini, G. De Micheli, A. Macii, E. Macii, and M. Poncino, “Reducing power consumption of dedicated processors through instruction set encoding”, Proc. of IEEE 8th Great Lakes Symposium on VLSI, pp.8–12, Feb. 1998.
[5] L. Benini, G. D. Micheli, E. Macii, D. Sciuto, and C. Silvano, “Asymptotic zero transition activity encoding for address busses in low-power microprocessor-based systems”, Proc. of IEEE 7th Great Lakes Symposium on VLSI, pp. 77–82, Mar. 1997.
[6] Y. Aghaghiri, F. Fallah, and M. Pedram, “Irredundant address bus encoding for low-power”, Proc. of IEEE International Symposium on Low-Power Electronics and Design, pp. 182–187, Aug. 2001.
[7] W. F. Yang, “Instruction level scheduling for low-power on VLIW DSP”, Master Thesis, National Chiao-Tung University, June 2005.
[8] T. Lindkvist, J. Löfvenberg, H. Ohlsson, K. Johansson, and L. Wanhammar, “A power-efficient, low-complexity, memoryless coding scheme for buses with dominating inter-wire capacitances”, Proc. of the 4th IEEE international Workshop on System-on-Chip for Real-Time Application, Jul. 2004.
[9] Y. Zhang, J. Lach, K. Skadron, and M. R. Stan, “Odd/even bus invert with two-phase transfer for busses with coupling”, Proc. of IEEE International Symposium on Low-Power Electronics and Design, pp. 754–757, Aug. 2002.
[10] P. Petrov and A. Orailoglu, “Low-power instruction bus encoding for embedded processors”, IEEE Trans. on VLSI Systems, Volume 12, Issue 8, pp. 812-826, Jul. 2004.
[11] S. K. Wong and C. Y. Tsui, “Re-configurable bus encoding scheme for reducing power consumption of the cross coupling capacitance for deep sub-micron instruction bus”, Proc. of IEEE Annual Symposium on VLSI, pp. 167-172, Feb. 2003.
[12] T. Lv, J. Henkel, H. Lekatsas, and W. Wolf, “A dictionary-based en/decoding scheme for low-power data buses”, IEEE Trans. on VLSI systems, Volume 11, No. 5, Oct. 2003.
[13] M. Ghoneima and Y. Ismail, “Low Power Coupling-Based Encoding for On-Chip Buses”, Proc. of the 2004 Int. Symposium on ISCAS’04, Volume 2, pp. 23-26, May. 2004.
[14] R. Arunachalam, E. Acar, and S. Nassif, “Optimal shielding/spacing metrics for low power design”, Proc. of IEEE Annual Symposium on VLSI, pp. 167-172, Feb. 2003.
[15] E. Musoll, T. Lang, and J. Cortadella, “Working-Zone encoding for reducing the energy in microprocessor address buses,” IEEE Trans. on VLSI System, Volume 6, pp. 568–572, Dec. 1998.
[16] R. B. Lin, “Coupling reduction analysis of bus-invert coding”, IEEE Symposium on Circuit and System 2005, ISCAS’05, Volume 6, pp. 23-26, May. 2005.
[17] Enrico M., Massimo P., Sabino S., “Combining wire swapping and spacing for low-power deep-submicron buses”, Proc. of .the 13th ACM Great Lakes symposium on VLSI, pp. 198-202, 2003.
[18] S. J. Ruan, Edwin N., Uwe S., “Simultaneous wire permutation, inversion, and spacing with genetic algorithm for energy-efficient bus design”, Proc. of the 19th IEEE Symposium on IPDPS'05, Volume 12, pp. 233.1, 2005.
[19] M. Ghoneima and Y. I. Ismail, “Delayed line bus scheme: a low-power bus scheme for coupled on-chip buses”, Proc. of the 2004 International Symposium on Low Power Electronics and Design, ISLPED ’04, pp. 66-69, 2004.