臺灣博碩士論文加值系統

心電圖(Electrocardiogram,簡稱ECG)是一種非侵入性的心臟功能檢測方式，紀錄心臟收縮運動過程中的電為變化圖。藉由裝置在身上不同的接收器，標準的檢測模式是紀錄12個導程的心電圖，提供醫生對心臟疾病的診療。心臟疾病的監測診療和研究皆需長期的紀錄，因應此大量資料的傳輸與儲存，行動即時心電圖資料壓縮是一有效的解決方案。可滿足即時條件需求的壓縮技術中以離散餘弦法與離散小波轉換法具最佳效能。

心電圖資料壓縮的另一重要要求是重建訊號需具品質保證特性，其失真度變動必須低於ε=5%。為了因應快速的失真度控制需求，具線性失真特性的量化演算法是非常重要的。基於可逆四捨五入非遞迴離散週期小波轉換(RRO-NRDPWT-bssed)的心電圖壓縮技術是目前具線性失真特性和即時壓縮潛力的系統之一。此系統首先結合基因演算法(genetic algorithm)和三維曲線適應(3-D curve fitting)技術得到一接近線性失真特性的量化演算法，再應用簡化型失真測量標準(SPRD)有效降低硬體成本和壓縮時間。

本論文以SOPC實現此系統，旨在討論硬體實現之效能。系統實現在Altera公司的DE2-70開發版上，此開發版之FPGA晶片提供NIOS II系統的建置功能，屬於嵌入式系統。可以使用C語言撰寫，在同一個FPGA晶片下同時以硬體與軟體做設計，進而達到快速開發。

The use of the electrocardiogram (ECG) signal is a non-invasive modality widely used for heart disease clinical diagnosis; it records the process of heart contraction by putting different signals on the body. The standard examination process is a record of 12-lead ECG signals over a period of 24 hours. ECG data compression is crucially desired for efficient real-time transmission and storage of mass data, in providing heart disease examinations. Heart disease examinations and research both require long-term records to solve problems such as storage and transmission, the real time action is an efficient way to solve such problems. The best compression method is the use of discrete periodic Wavelet-based and discrete cosine.

The other important request of ECG data compression is the need to reconstruct messages with a distortion range of less than 5%. For the quick speed of distortion control, it is important to consider the linear distortion characteristic of a quantization algorithm. The ECG contraction skill is RRO-NRDPWT-based to reveal the potential linear distortion characteristic and real-time compression. This system is the first to combine a genetic algorithm and 3-D curve fitting skill to give a near linear quantization distortion algorithm, and to use SPRD to reduce hardware cost and compression time.

In this thesis, the focus is on SOPC implementation of the quantization algorithm of RRO-NRDPWT-based ECG data compression，and the exploration of the performance of hardware implementation. The system implementations the ALTERA DE2-70 board; this development version of the FPGA chip provides NIOS II and belonging embedded systems. Using C /C++to design software and hardware on the same chip achieves fast development.

中文摘要 i
英文摘要 iii
致謝 v
目錄 vi
表目錄 viii
圖目錄 ix
第一章 緒論 1
1.1、研究動機 1
1.2、論文架構 3
第二章 小波轉換理論 4
2.1、小波轉換 4
2.1-1、遞迴式離散週期性小波轉換(RDPWT) 6
2.1-2、非遞迴式離散週期性小波轉換(NRDPWT) 8
2.2、可逆式四捨五入線性轉換(RROLT) 15
第三章 基於1-D RRO-NRDPWT之心電圖壓縮系統 18
3.1、線性失真特性心電圖壓縮系統 19
3.2、壓縮系統失真分析 26
3.3、使用頻域中數據的失真測量 28
3.4、基於簡化失真度的重建品質控制 36
第四章 技術背景與開發軟體 41
4.1、SOPC 41
4.2、NIOS II 微處理 42
4.3、開發流程工具 44
4.3-1、Quartus II 44
4.3-2、Qsys 45
4.3-3、NIOS II IDE 46
4.4、開發流程 47
4.5、實現 50
4.5-1、CPU PROCESSOR 51
4.5-2、記憶體 53
4.5-3、時間測試 55
4.6、稀疏矩陣 56
4.7、系統流程 58
第五章 實驗結果 59
第六章 結論與未來展望 75
參考文獻 76

[1] Cheng-Tung Ku, King-Chu Hung, Tsung-Ching Wu and Huan-Sheng Wang, “Wavelet-Based ECG Data Compression System With Linear Quality Control Scheme” IEEE TRANSACTIONS ON BIOMEDICAL ENGINEERING, VOL. 57, NO. 6, pp.1399-1409, June 2010.

[2] Cheng-Tung Ku, King-Chu Hung, Kuan-Rau Chiou, Tsung-Ching Wu and Huan-Sheng Wang, ”A Fast Quality-on-Demand Algorithm for Wavelet-Based Electrocardiogram Signal Compression” International Conference on Networking, Sensing and Control, Okayama, Japan, pp.393-397, March 26-29, 2009.

[3] Chin-Feng TSAI, Huan-Sheng WANG, King-Chu HUNG and Shih-Chang HSIA, ”Non-recursive Discrete Periodized Wavelet Transform Using Segment Accumulation Algorithm and Reversible Round-Off Approach” IEICE TRANS.INE &SYST., VOL. E91-D. NO.11, pp. 2666-2674, NOVEMBER 2008.

[4] Cheng-Tung Ku, King-Chu Hung, Huan-Sheng Wang and Yao-Shan Hung, ”High Efficient ECG Compression Base On Reversible Round-Off Non-Recursive 1-D Discrete Periodized Wavelet Transform ” Medical Engineering and Physics, pp. 1149–1166, Dec.2007.


[5] Cheng-Tung Ku, King-Chu Hung, Huan-Sheng Wang and Yao-Shan Hung, “A Novel ECG Data Compression Based On Reversible Round-Off 1-D NRDPWT” IEEE TRANSACTIONS ON BIOMEDICAL ENGINEERING, VOL. 53 pp. 602-605, Dec 2006.

[6] 陳廷漢,”FPGA Implementation of the Quantization Algorithm of RRO-NRDPWT-based ECG Data Compress System”June.2009

[7]潘松 黃繼業 曾毓，2006，SOPC設計實務，全華
[8]廖裕評 陸瑞強 ,2011 ,系統晶片設計-使用Nios II，全華
[9]廖裕評 陸瑞強，2012，邏輯電路設計DE2-115實戰寶典，友晶科技
[10]麻省理工學院心律不整心電圖資料庫http://www.physionet.org/physiobank/database/mitdb/