臺灣博碩士論文加值系統

在本篇論文, 我們提出了連通管模型來解釋電荷重新分配這個物理現象, 根據此模型我們發展出能降低雜散電容對系統非線性影響的操作模式。而且, 我們也針對傳統的差動對逐漸趨近式類比數位轉換器,提出了一個改善的電路架構。我們針對兩個部分提出了最佳的設計方案。首先,為了避免在正負參考電壓的絕對值上的不匹配, 藉由不同的電容開關控制方式, 使用單獨參考電壓方法被提出。再者, 藉由移除解碼電路, 一個只需要一組暫存器的無多餘的逐漸近似暫存器更近一步的被簡化。
我們提出的方法可藉由軟體HSPICE的模擬結證明有效。我們的設計是採用台積電的0.25微米1P5M的製程。晶片面積(未加輸出入接腳)是大約 0.09 毫米平方, 且電源供應2.5V下消耗功率為2.27毫瓦特。 模擬結果顯示這個設計可以達到12bit 的解析度與50萬赫茲轉換速度。

In this thesis, we propose the immersed tube model (ITM) for charge distribution, and based on this mode we develop the operation method that diminishes nonlinearity from parasitical capacitor in the input terminal of the comparator. Then, we present a modified circuit architecture for the conventional fully differential SA (Successive-Approximation) A/D converter. The proposed method includes two optimal design solutions. First, in order to avoid mismatch in absolution of positive and negative reference voltages, a single reference voltage (SRV) method that removes the negative reference voltage is developed by the distinct switched capacitor controlling algorithm. Second, a non-redundant SAR, which needs only one set of registers, is farther simplified by removing the decode circuits.
These proposed methods are validated by the result of the simulation with HSPICE. This design adopted TSMC 0.25um 1P5M CMOS technology, and the core area is about 0.09 mm2. The simulation results show that this design can achieve 12-bit resolution and conversion rate 500kHZ. The core part draws 2.27 mW from a 2.5 power supply.

ABSTRATEI
LISTS OF TABLESVI
LISTS OF FIGURESVII
CHAPTER 1INTRODUCTION1
1.1MOTIVATION1
1.2THE ARCHITECTURES OF A/D CONVERTERS FOR AUDIO SIGNAL2
1.3THE NECESSITY OF THE FULLY DIFFERENTIAL STRUCTURE FOR SA ADC5
1.4OUR PROPOSED SUCCESSIVE APPROXIMATION (SA) A/D CONVERTER7
1.5THESIS ORGANIZATION8
CHAPTER 2THE PRINCIPLE AND CONVENTIONAL STRUCTURE9
2.1THE PRINCIPLE OF SA ADC9
2.2CONVENTIONAL STRUCTURES OF FULLY DIFFERENTIAL SA ADC16
2.3CONVENTIONAL STRUCTURES OF SAR20
CHAPTER 3SINGLE REFERENCE VOLTAGE AND SIMPLIFIED SAR23
3.1SINGLE REFERENCE VOLTAGE ALGORITHM23
3.2SIMPLIFIED NON-REDUNDANT SUCCESSIVE APPROXIMATION REGISTER26
CHAPTER 4BUILDING BLOCK DESIGN29
4.1CONTROL LOGIC29
4.2THE IMPLEMENTATION OF DAC31
4.3FULLY DIFFERENTIAL DYNAMIC COMPARATOR35
CHAPTER 5EXPERIMENTAL RESULTS39
5.1FUNCTIONAL SIMULATION39
5.2FFT TESTING42
5.3CODE-DENSITY TESTING46
CHAPTER 6CONCLUSIONS AND FUTURE WORKS49
6.1CONCLUSIONS49
6.2FUTURE WORKS50
REFERENCES51

[1].J. L. McCreary et al., “All-MOS charge redistribution analog -to-digital conversion techniques- Part 1,” IEEE J. Solid-State Circuits, VOL SC-10, p. 371-379, Dec. 1975.
[2].Maxim Integrated Products, Inc. http://www.maxim-ic.com/
[3].Gilbert Promitzer, “ 12-bit Low-Power Differential Switched Capacitor Non-calibrating Successive Approximation ADC with 1 MS/s, “ IEEE J. Solid-State Circuits, VOL. 36, NO.7, pp. 1138-1143, July 2001
[4].A. Rossi and G. Fucilli, “ Non-redundant successive approximation register for A/D converters,” Electron. Lett., VOL. 32, NO. 12, pp.1055-1057, June 1996
[5].K.S. Tan et al., “Error correction techniques for high-performance differential A/D converters, “ IEEE J. Solid-State Circuits, VOL. 25, pp. 1318-1327, Dec 1990.
[6].Kuntal Joardar, “ A Simple Approach to Modeling Cross-Talk in Integrated Circuit,” IEEE J. Solid-State Circuits, VOL. 29, NO. 10 pp. 1212-11219, Dec 1996
[7].Behzad Razzvi, “Principles of Data Conversion System Design”, Wiley-IEEE Press, November 1994.
[8].David A. Johns & Ken Martin, ”Analog Integrated Circuit Design” John Wiley & Sons, 1997.
[9].Behzad Razavi, “Design of Analog CMOS Integrated Circuits” Mc Graw Hill, July 2000.
[10].Phillip E. Allen & Douglas R. Holberg, “CMOS Analog Circuit Design” OXFORD UNIVERSITY PRESS, 2002
[11].Roubik Gregorian, “Introduction to CMOS OP-AMPs And Comprators”, John Wiley & Sons, 1999
[12].B. Song, H. S. Lee, and M. Tompsett, “ A 10-bit 15-MHz CMOS Recycling Two-Stage A/D Converter”, IEEE J. of Solid-state Circuits, Vol. 25, no. 6, pp.1328-1338, Dec 1990.
[13].黃弘一, “Mixed-Signal IC Design Educational Workshop”, 2002
[14].Bernard Mulgrew, Peter Grant & John Thompson, “Digital Signal Processing: Concepts and Applications” Macmillan Press.
[15].Tai-Haur Kuo, “course handout of Advanced Analog IC Design” ,National Cheng Kung Univ
[16].Chung-Len Lee, ”Mixed Signal circuit testing”, 教育部顧問室VLSI電路與系統設計教育改進計畫EDA聯盟課程-VLSI Testing, April 2003
[17].Msrk Burns, Gordon W. Roberts, “An introduction to Mixed-Signal IC Test and Measurement” Oxford University Press, January 2001
[18].簡志昌, ”VLSI design and research on 10 bit successive-approximation A/D converter”, 中原大學電子工程學研究所碩士論文, June 1999
[19].唐至凱, "The Design and Implementation of a 10-bit Pipelined Analog-to-Digital Converter", 台灣大學電機工程學研究所碩士論文, June 1999
[20].劉銘晃, "The Design and Realization of Folding and Interpolating A/D Converter", 台灣大學電機工程學研究所碩士論文, June 1999
[21].林正忠, ”A 14-bit Recirculating A/D converter with 60MHz Clock Rate”, 成功大學電機工程學研究所碩士論文, June 1999
[22].李芳明, “SOC Design for Speech to Speech Translation” , 成功大學電機工程學研究所碩士論文, June 2002
[23].顧博光, “邏輯設計” 國彰出版社, 1998