臺灣博碩士論文加值系統

隨著晶片系統複雜度增加，直接連線實現將越益困難。而現今常用的匯流排也會遭遇延展性與傳輸延遲的限制，使得系統的效能降低、負荷遽增。
OCN（On-Chip Networking），主要是透過晶片內網路架構及系統的規劃，建構一個高效能、可信賴的晶片通訊環境，以減少連線的複雜度，並解決晶片系統中匯流排架構的延展性問題。
本論文中，我們針對SoC晶片實現提出一套OCN系統設計流程及方法（AMAP），根據所設計之多種類晶片網路基本元件，在符合SoC應用需求下，我們提出二項式收斂圖映法（Binomial Mapping Method），用以建構出較為經濟之網路拓樸，在頻寬上可節省37%，傳輸延遲可節省46%；依照其需求曲線，進一步最佳化整體效能與硬體成本（Low Cost Optimization）。此外我們提出動態最適調節機制，讓OCN在動態運作中可根據系統整體需求及實際資料，有效提升交換引擎之使用率，進而節省硬體需求，總體硬體成本節省可達到75~87.5%。
在傳輸基礎架構建立後，我們結合CoWare ConvergenSC進行網路拓樸參數之調整與軟硬體共同模擬，藉此評估整體晶片系統實際傳輸之效能表現，決定最適當之晶片網路架構，最後在FPGA上使用實際影像串流（Video Streaming）驗證系統。
我們所提出之OCN系統設計流程及方法很適合實際的SoC應用。特別在未來整合性的SoC環境中，可快速得知系統之效能，在設計初期更有效評估及掌控精確的設計。

As the complexity of SoC systems is increasing, it is hard to interconnect a variety of IPs. OCN (On-Chip Networking) system is a new method to solve the chip communication problems. Based upon pre-defined components and architecture, we can build a high performance and reliable communication environment. Currently, OCN system adopts simple or fixed architectures, such as star and mesh. However, these architectures may cause inefficient bandwidth usage and high hardware cost. Therefore, analytical decision and performance evaluation for OCN system are important issues before implementation.
The goal of this thesis is to map SoC to OCN and optimize the hardware cost. We propose an application-aware design flow and approaches, called AMAP. Due to the differences between SoC Applications, we analyze the requirements of SoC applications. In view of that deciding the location of each IP on OCN system is very important, we propose binomial mapping algorithm to get a fast and efficient 2D-mesh topology. According to the traffic load after mapping, we propose several approaches to optimize the hardware cost and improve the OCN utilization. By using the proposed binomial mapping algorithm, we can save 37% traffic load and 46% Hop. Moreover, we can save 75~87.5% hardware cost by the optimization approaches under bandwidth constraints. Furthermore, the OCN architecture is successfully verified on established infrastructure, CoWare ConvergenSC and FPGA platform.

Abstract xix
List of Contents xxi
List of Figures xxiii
Chapter 1 Introduction 1
1.1 Motivation and Goal 1
1.2 Thesis Outline 5
Chapter 2 Proposed Application-aware OCN Design Flow and Approaches (AMAP) 7
2.1 SoC Application 8
2.2 Network Interface 11
2.3 Traffic Modeling 12
2.4 OCN Architecture 15
2.4.1. Router Implementation 15
2.4.2. Topology Selection 16
Chapter 3 Proposed Binomial Mapping Algorithm 17
3.1 Binomial Merging Iteration 18
3.1.1. Calculate IP ranking 19
3.1.2. Merging IP-set 20
3.1.3. Refreshing IP-set 21
3.2 Traffic Surface 21
3.3 Simulation Result 22
3.3.1. Binomial Mapping for SoC Applications 22
3.3.2. Compare AMAP to NMAP in mapping phase 25
Chapter 4 Low Cost Optimization 29
4.1 Bandwidth and Hardware Cost Issues 30
4.2 Router Selection by Traffic Surface 32
4.2.1. Router Library 32
4.2.2. Simulation Results of Selection 34
4.3 Folding/Projection to Reduce Router Number 36
4.4 Unfolding to Solve Critical Nodes 38
4.5 Dynamic Adaptive Control Mechanism to Improve Router Utilization and Reduce Additional Hardware Cost 40
4.5.1. Adaptive Control using LMS Approach – Ideal Case 41
4.5.2. Simplified LMS Approach for Implementation 44
4.5.3. Summary of Adaptive Control Mechanism 46
Chapter 5 OCN Implementation 47
5.1 Software and Hardware Libraries 47
5.2 HW/SW Co-Simulation using CoWare ConvergenSC 49
5.3 FPGA Platform 51
Chapter 6 Conclusion and Future Work 55
6.1 Summary 55
6.2 Future Works 56
Reference 57

[1]ITRS, International Technology Roadmap for Semiconductors, http://public.itrs.net.
[2]J. A. Davis, R. Venkatesan, A. Kaloyeros, M. Beylansky, S. J. Souri, K. Banerjee, K. C. Saraswat, A. Rahman, R. Reif, J. D. Meindl, “Interconnect Limits on Gigascale Integration (GSI) in the 21st Century,” Proceeding of the IEEE, vol. 89, no. 3, pp. 305-324, March. 2001.
[3]R. Ho, K. W. Mai, M. A. Horowitz, “The Future of Wires,” Proceedings of the IEEE, vol. 89, no. 4, pp. 490-504, April. 2001.
[4]D. Sylvester, K. Keutzer, “A Global Wiring Paradigm for Deep Submicron Design,” IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems (CAD/ICAS), vol. 19, no. 2, pp. 242-252, Feb. 2000.
[5]L. Benini, G. De Micheli, “Networks on Chips: A New SoC Paradigm,” IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
[6]P. Magarshack, P. G. Paulin, “System-on-Chip beyond the Nanometer Wall,” Proceedings of Design Automation Conference (DAC), pp. 419-424, June. 2003.
[7]S. Kumar, A. Jantsch, J. P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, A. Hemani, “A Network on Chip Architecture and Design Methodology,” Proceedings of IEEE Computer Society Annual Symposium on VLSI, pp. 105-112, April. 2002.
[8]P. Guerrier, A. Greiner, “A Generic Architecture for On-Chip Packet-Switched Interconnections,” Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 250-256, March. 2000.
[9]K. Goossens, J. Dielissen, A. Radulescu, “AEthereal Network on Chip: Concepts, Architectures, and Implementations,” IEEE Design and Test of Computers, vol. 22, no. 5, pp. 414-421, Oct. 2005.
[10]S. G. Pestana, E. Rijpkema, A. Radulescu, K. Goossens, O. P. Gangwal, “Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach,” Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE), vol. 2, pp. 764-769, Feb. 2004.
[11]BONE, Basic On-Chip Network, http://ssl.kaist.ac.kr/ocn/.
[12]Se-Joong Lee, Seong-Jun Song, Kangmin Lee, Jeong-Ho Woo, Sung-Eun Kim, Byeong-Gyu Nam, Hoi-Jun Yoo, “An 800MHz Star-Connected On-Chip Network for Application to Systems on A Chip,” IEEE International Solid-State Circuits Conference of Digest of Technical Papers (ISSCC), vol. 1, pages 468-469, 2003.
[13]Se-Joong Lee, Kangmin Lee, Hoi-Jun Yoo, “Analysis and Implementation of Practical, Cost-Effective Networks on Chips,” IEEE Design and Test of Computers, vol. 22, no. 5, pp. 422-433, Oct. 2005.
[14]Se-Joong Lee, Kangmin Lee, Seong-Jun Song, Hoi-Jun Yoo, “Packet-Switched on-Chip Interconnection Network for System-on-Chip Applications,” IEEE Transaction on Circuits and Systems II, vol. 52, no. 6, pp. 308-312, June. 2005.
[15]Donghyun Kim, Kangmin Lee, Se-joong Lee, Hoi-Jun Yoo, “A Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Networks-on-Chip,” IEEE International Symposium on Circuits and Systems (ISCAS), vol. 3, pp. 2369-2372, May. 2005.
[16]Jingcao Hu, “Design Methodologies for Application Specific Network-on-Chip,” PhD Thesis, Carnegie Mellon University, May. 2005.
[17]D. Bertozzi, L. Benini, “Xpipes: A Network-on-Chip Architecture for Gigascale Systems-on-Chip,” IEEE Circuits and Systems Magazine, vol. 4, no. 2, pp. 18-31, 2004.
[18]M. Dall''Osso, G. Biccari, L. Giovannini, D. Bertozzi, L. Benini, “Xpipes: A Latency Insensitive Parameterized Network-on-Chip Architecture for Multiprocessor SoCs,” Proceedings of 21st International Conference on Computer Design, pp. 536-539, Oct. 2003.
[19]S. Murali, G. De Micheli. “SUNMAP: A Tool for Automatic Topology Selection and Generation for NoCs,” Proceedings of 41st Design Automation Conference (DAC), pp. 914-919, 2004.
[20]The SUNMAP/Xpipes NoC Synthesis flow, http://www-micrel.deis.unibo.it/~angiolini/poster_date05_poster.pdf.
[21]S. Murali and G. De Micheli, “Bandwidth Constrained Mapping of Cores onto NoC Architectures,” Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE), vol. 2, pp. 896-901, Feb. 2004.
[22]D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, L. Benini, G. De Micheli, “NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip,” IEEE Transactions On Parallel and Distributed Systems, vol. 16, no. 2, pp. 113-129, Feb. 2005.
[23]Jingcao Hu, R. Marculescu, “Energy- and Performance-Aware Mapping for Regular NoC Architectures,” IEEE Transactions on Computer-Aided Design of Integrated circuits and systems, vol. 24, no. 4, pp. 551-562, April. 2005.
[24]Chae-Eun Rhee, Han-You Jeong, Soonhoi Ha, “Many-to-Many Core-Switch Mapping in 2-D Mesh NoC Architectures,” Proceedings of IEEE International Conference on Computer Design, pp. 438-443, Oct. 2004.
[25]CoWare, ConvergenSC Product Family, http://www.coware.org/.
[26]OCPIP, Open Core Protocol International Partnership, http://www.ocpip.org/.
[27]Xuan-Yi Lin, Yeh-Ching Chung, Tai-Yi Huang, “A Multiple LID Routing Scheme for Fat-Tree-Based InfiniBand Networks,” Proceedings of 18th International Parallel and Distributed Processing Symposium, pp. 11, April. 2004.
[28]Pande Partha Pratim, C. Grecu, M. Jones, A. Ivanov, R. Saleh, “Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures,” IEEE Transaction on Computers, vol. 54, no. 8, pp. 1025-1040, Aug. 2005.