臺灣博碩士論文加值系統

在大多數的音頻系統中，音頻接收器是一個必要的一個產品，它包含兩個主要基本的元件去處理音頻訊號，一個是前端的時脈與資料回復電路，另一個則是後端的解碼器。前端的時脈與資料回復電路是用來萃取以及回復輸入資料裡的正確時脈和資料，而後端的解碼器則是用來對前端時脈與資料回復電路所產生的回復資料做解碼，且將回復資料的位元流解碼成立體聲的音訊流或是5.1聲道的音訊流，然後喇叭或耳機根據這些音訊流而播放出聲音或音樂來。除此之外，為了提高在傳輸過程當中的抗雜訊的能力，音頻收發機採用數位介面(如S/PDIF)來收發資料。
在本篇論文裡將提出一個可以滿足所有S/PDIF應用的連續速率時脈和資料回復電路架構，所提出的時脈與資料回復電路架構是加入一個額外的迴路到傳統的時脈與資料回復電路上，如此可支援寬廣且連續的資料傳輸率(128倍的取樣頻率)範圍，範圍從4.096Mb/s到24.576Mb/s，且它能在沒有使用參考時脈和微控制器的情況下，達到自動頻率校正的功能，另外，此時脈與資料回復電路由於有這樣子的電路架構而能大大地提升其整體效能。這個時脈與資料回復電路是用台灣積體電路製造股份有限公司所提供的0.35μm 2P4M混合訊號互補式金氧半製程來製造，它的整體面積大約為1.73mm2，在所有可操作的輸入資料傳輸率裡，其輸出時脈的均方根抖動和峰對峰抖動全都分別小於13.53ps和91ps，且在接收隨機的S/PDIF資料，其所有量測的誤碼率皆能小於10-10，而在電源3.3V的情況下去接收25Mb/s的資料，其功率消耗為最大，大小為10.79mW。
除了前端的時脈與資料回復電路外，在本篇論文裡所設計的後端的解碼器則是可以提供九種不同且都能滿足序列音頻介面格式的輸出模式，且這個解碼器還可以自動偵測出輸入資料傳輸率的改變並要求前端的時脈與資料回復電路重新去處理新的資料傳輸率。另外，此解碼器燒錄在Alter FLEX10KE模擬板上，藉此來模擬及驗證其功能。

An audio receiver is essential in mostly audio systems. It has two fundamental components to cope with audio signals. One is a front-end clock and data recovery (CDR) circuit and the other is a back-end decoder. The frond-end CDR circuit is used to extract the clock and retime the data from the input data. The back-end decoder is used to decode the bitstreams of the retimed data generated by the font-end CDR circuit into stereo audio streams or 5.1-channel audio streams. Then speakers or headphones play sound or music according to these audio streams. Moreover, digital interfaces such as S/PDIF are adopted in audio transceivers in order to improve the anti-noise capability of an audio signal during transmission.
In this thesis, a continuous-rate CDR architecture satisfying all S/PDIF audio applications is proposed. The proposed CDR architecture adds an extra loop into the traditional CDR circuit to support a wide and continuous range of data rates, 128 times sampling frequencies, from 4.096Mb/s to 24.576Mb/s. It can also achieve the frequency acquisition automatically without the reference clock or the microcontroller. The whole performance of the CDR circuit can be enhanced greatly due to its architecture. The CDR circuit has been fabricated in a TSMC 0.35μm 2P4M mixed signal CMOS process. Its total area is about 1.73mm2. The measured root-mean-square jitters and the measured peak-to- peak jitters of output clocks are all under 13.53ps and 91ps respectively over all the input data rates. All measured bit error rates are less than 10-10 for a random S/PDIF data. The maximum power consumption is 10.79mW from a 3.3V supply when receiving a 25Mb/s S/PDIF data.
In addition to the font-end CDR circuit, the back-end decoder designed in this thesis can provide nine different output modes satisfying the serial audio interface formats. This decoder can also automatically detect a change in the input data rate and demand that the front-end CDR circuit reacquire the new data rate. The decoder is burned into the Alter FLEX10KE emulation board for emulation and verification.

Abstract (Chinese) i
Abstract (English) ii
Acknowledgments iv
Table of Contents v
List of Tables viii
List of Figures ix

1. Introduction 1
1.1 Overview 1
1.2 Background 1
1.3 Motivation 2
1.4 S/PDIF Audio Systems 3
1.5 Thesis organization 6

2. System Design of Clock and Data Recovery 7
2.1 Overview 7
2.2 Design Target 7
2.3 CDR Fundamentals 8
2.3.1 Phase Detector 10
2.3.2 Frequency Detector 12
2.3.3 Charge Pump 14
2.3.4 Loop Filter 14
2.3.5 Voltage-Controlled Oscillator 15
2.3.6 Divide-by-N Divider 16
2.4 Proposed CDR Architecture 16
2.5 Linear Model Analysis 19
2.6 Stability Analysis 24
2.7 Noise Analysis 28
2.8 Behavior Model and Simulation 35

3. Circuit Design of Clock and Data Recovery 38
3.1 Overview 38
3.2 Transition Counter 38
3.3 Digital Coarse Tuning Block 39
3.4 Frequency Detector 40
3.5 Phase Detector 42
3.6 Divider 44
3.7 Buffers 44
3.8 Charge Pump 45
3.9 Loop Filter 48
3.10 Control Voltage Generator 48
3.11 Voltage-Controlled Oscillator 53
3.11.1 Bias Generator Circuit 54
3.11.2 Delay Cell 56
3.11.3 Differential-to-Differential Circuit 58
3.12 Whole Chip Simulation 58

4. Decoder Design 66
4.1 Overview 66
4.2 Serial Audio Interface Formats 66
4.2.1 Inter-IC Sound Mode (I2S Mode) 66
4.2.2 Left-Justified Mode 67
4.2.3 Right-Justified Mode 68
4.3 Design Flow 68
4.3.1 Functional Specification 69
4.3.2 Architecture Design 71
4.3.3 RTL Code Design 72
4.3.4 Synthesis 72
4.3.5 Altera FLEX10KE Emulation Board 72
4.4 Simulation Results 72

5. Measurement 77
5.1 Overview 77
5.2 CDR Circuit 77
5.2.1 CDR Chip 77
5.2.2 Measurement Setup 79
5.2.3 Experimental Results 80
5.3 Decoder 85
5.3.1 Measurement Setup 85
5.3.2 Experimental Results 86
5.4 Audio Receiver 92
5.4.1 Measurement Setup 92
5.4.2 Experimental Results 92

6. Conclusions 101

References 102

[1] IEC 60958-1, “Digital audio interface ─ Part 1: General,” International Electrotechnical Commission, Geneva, 2nd Edition, Mar., 2004.
[2] IEC 60958-3, “Digital audio interface ─ Part 3: Consumer applications,” International Electrotechnical Commission, Geneva, 2nd Edition, Jan., 2003.
[3] IEC 60958-4, “Digital audio interface ─ Part 4: Professional applications,” International Electrotechnical Commission, Geneva, 2nd Edition, May, 2003.
[4] IEC 61937, “Digital audio ─ Interface for non-linear PCM encoded audio bitstreams applying IEC 60958 ─ Part 1: General,” International Electrotechnical Commission, Geneva, 1st Edition, May, 2003.
[5] J. Savoj and B. Razavi, “A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector,” IEEE Journal of Solid-State Circuits, vol.38, pp.13–21, Jan. 2003.
[6] A.L. Coban, M.H. Koroglu, and K.A. Ahmed, “A 2.5-3.125-Gb/s quad transceiver with second-order analog DLL-based CDRs,” IEEE Journal of Solid-State Circuits, vol.40, pp.1940–1947, Sept. 2005.
[7] J. Frambach, R. Heijna, and R. Krosschell, “Single reference continuous rate clock and data recovery from 30MBit/s to 3.2GBit/s,” in Proceeding of the IEEE 2002 Custom Integrated Circuits Conference, pp.375–378, May 2002.
[8] P. Larsson, “A 2-1600-MHz CMOS clock recovery PLL with low-Vdd Capability,” IEEE Journal of Solid-State Circuits, vol.34, pp.1951–1960, Dec. 1999.
[9] Behzad Razavi, Design of Integrated Circuits for Optical Communication Systems. McGraw Hill, Inc. 2003.
[10] Behzad Razavi, Design of Analog CMOS Integrated Circuits. McGraw Hill, 2001.
[11] Yi-Cheng Chang and E.W. Greeneich, “A current-controlled oscillator coarse-steering acquisition-aid for high frequency SOI CMOS PLL circuits,” in Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, vol. 2, pp.561–564, May 1999.
[12] Yi-Cheng Chang and E.W. Greeneich, “CMOS auto-ranging PLL for low-voltage wideband systems,” IEEE International Symposium on Circuits and Systems, vol. 4, pp.779–782, May 2002.
[13] G. Konstanznig and R. Weigel, “A 10 mW, 4 GHz CMOS phase-locked loop with dual-mode tuning technique and partly-integrated loop filter,” Radio Frequency Integrated Circuits (RFIC) Symposium, 2003 IEEE, pp.189–192, June 2003.
[14] W.B. Wilson, Un-Ku Moon, K.R. Lakshmikumar, and Liang Dai, “A CMOS self-calibrating frequency synthesizer,” IEEE Journal of Solid-State Circuits, vol.35, pp.1437–1444, Oct. 2000.
[15] Věnceslav F. Kroupa, Phase Lock Loops and Frequency Synthesis. John Wiley & Sons Ltd, 2003.
[16] Roland E. Best, Phase-Locked Loops: Design, Simulation, and Applications. 5th Edition, McGraw Hill, 2003.
[17] Y.M. Greshishchev and P. Schvan, “SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET application,” IEEE Journal of Solid-State Circuits, vol. 35, pp.1353–1359, Sept. 2000.
[18] Y.M. Greshishchev, P. Schvan, J.L. Showell, Mu-Liang Xu, J.J. Ojha, and J.E. Rogers, “A fully integrated SiGe receiver IC for 10-Gb/s data rate,” IEEE Journal of Solid-State Circuits, vol. 35, pp.1949–1957, Dec. 2000.
[19] P. Heydari, “Analysis of the PLL jitter due to power/ground and substrate noise,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol.51, pp.2404–2416, Dec. 2004.
[20] Behzad Razavi, Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Desgin. IEEE Press, 1996.
[21] Matlab/Simulink [Online] Available: http://www.mathworks.com.
[22] Stephen Brown and Zvonko Vranesic, Fundamentals of Digital Logic with VHDL Design. McGraw Hill, 2000.
[23] B. Stilling, “Bit rate and protocol independent clock and data recovery,” Electronics Letters, vol. 36, pp. 824–825, Apr. 2000.
[24] T.H. Lee and J.F. Bulzacchelli, “A 155-MHz clock recovery delay- and phase-locked loop,” IEEE Journal of Solid-State Circuits, vol. 27, pp.1736–1746, Dec. 1992.
[25] R.C.H. van de Beek, C.S. Vaucher, D.M.W. Leenaerts, E.A.M. Klumperink, and B. Nauta, “A 2.5-10-GHz clock multiplier unit with 0.22-ps RMS jitter in standard 0.18μm CMOS,” IEEE Journal of Solid-State Circuits, vol. 39, pp.1862–1872, Nov. 2004.
[26] Neil H.E. Weste and Kamran Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective. 2nd Edition, Addison Wesley, 1994.
[27] David A. Johns and Ken Martin, Analog Integrated Circuit Design. John Wiley & Sons, Inc., 1997.
[28] Wen-Teng Fan, “A PLL-based clock generator with digital frequency tracking scheme,” M.S. thesis, Dept., Electrical Engineering, National Cheng-Kung University, Tainan City, Taiwan, ROC, July 2004
[29] A. van den Bosch, M.A.F. Borremans, M.S.J. Steyaert, and W. Sansen, “A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter,” IEEE Journal of Solid-State Circuits, vol. 36, pp.315–324, Mar. 2001.
[30] Behzad Razavi, Principles of Data Conversion System Design. IEEE Press, 1995.
[31] J.G. Maneatis, “Low-jitter process-independent DLL and PLL based on self-biased techniques,” IEEE Journal of Solid-State Circuits, vol. 31, pp. 1723–1732, Nov. 1996.
[32] J.G. Maneatis, “Precise delay generation using coupled oscillators,” IEEE Journal of Solid-State Circuits, vol. 28, pp. 1273–1282, Dec. 1993.
[33] Eli Sternheim, Rajvir Singh, Rajeev Madhavan, and Yatin Trivedi, Digital Design and Synthesis with Verilog HDL. Automata Publishing Company, 1993.
[34] Quartus II software [Online] Available: http://www.altera.com