臺灣博碩士論文加值系統

近年可攜式電子產品的發展與盛行，主要原因之一在於方便和友善的人性化使用介面，如何使此類可攜式電子產品的電源電力達到較高效率轉換與較安全的使用，是首要的設計考量。此外，半導體製程技術不斷創新，更多元件可整合於單一晶片，更多功能可實現於單一產品中，但欲完成這些電路功能需要不同的電源電壓準位。因此，在電源電路的設計，除了需提供各個電源電壓準位外，為了延長產品工作時間，降低功率消耗、過電壓、過電流的保護等因素也必須同時考慮。
本論文電路核心為電流型切換式降壓穩壓器架構，以偵測電感器電流模式作為脈波寬度調變之控制訊號，負載改變時可改善電路之暫態響應時間。本文設計具有輸入過高與過低電壓，以及過大輸出電流的保護機制，可使電源供應在穩定的工作範圍，以對電路元件本身提供良好保護，避免元件燒毀或減少不必要之功率消耗，同時亦避免電池長時間於低電壓工作而降低電池的使用壽命。
此論文以TSMC 0.35-μm 3.3-V CMOS製程來實現此轉換器設計，經軟體模擬工作電壓範圍約為2.4 V~3.9 V，操作頻率為1 MHz，負載電流工作範圍為20 mA ~ 400 mA，在100 mA連續導通模式下，其最大轉換效能為87.97 %。

Due to convenient operation and friendly user interface, portable electronic products are more popular today. For high efficiency, it is the most important consideration to achieve safety power conversion unit in portable electronic products. In addition, the semiconductor technologies are improved continuously. As a result, more functions can be integrated into a single chip and these electronic products have more functions within a small volume and with light weight. However, power supply units of circuits are needed to supply more various voltage levels to meet the requirements of circuit. In our design, design of CMOS DC-DC buck converter with input/output protection capability is also considered.
In this thesis, the architecture is used by both sensed inductor’s current and output voltage feedback to control of switching buck converter. Based on current mode pulse width modulation (PWM), the circuit can improve transient time response comparing to the voltage mode control PWM. This circuit also provides that input over voltage protection, input under voltage protection, and output current over protection. Thus, the power supply unit will operate successfully in a stable condition to avoid components burned and destroyed. The operating life time of auxiliary battery will then be further extended.
By using TSMC 0.35-um 3.3 V CMOS technology, the circuit is simulated. Input voltage is ranged of 2.4 V to 3.9 V. The operating frequency is 1 MHz. The capability of load current is ranged from 20 mA to 400 mA. The maximum conversion efficiency is 87.97 % when the circuit operates at 100 mA continuous conduction mode.

摘 要 I
Abstract II
誌謝 III
目錄 IV
表目錄 VI
圖目錄 VII
第一章 緒論 1
1.1 背景簡介 1
1.2 研究動機 2
1.3 論文架構 3
第二章 切換式穩壓器之基本原理 4
2.1 切換式穩壓器 4
2.1.1 切換式降壓穩壓器(Buck Converter) 4
2.1.2 切換式升壓型穩壓器(Boost Converter) 7
2.1.3 切換式升降壓型穩壓器(Buck-Boost Converter) 8
2.2 同步與非同步切換式降壓穩壓器 9
2.3 穩壓器規格定義說明 10
2.3.1 轉換效率(Efficiency，η) 10
2.3.2 線性調節度(Line Regulation) 13
2.3.3 負載調節度(Load Regulation) 13
2.3.4 暫態響應(Transient Response) 13
第三章 降壓穩壓器控制電路介紹 16
3.1 電壓模式控制(Voltage Mode Control) 17
3.2 電流模式控制(Current Mode Control) 18
3.3 保護電路 20
3.3.1 過電流保護(Over Current Protection) 20
3.3.2 輸入過高電壓保護(Input Over Voltage Protection) 20
3.3.3 輸入過低電壓保護(Input Under Voltage Protection) 20
第四章 切換式降壓穩壓器設計 22
4.1 誤差放大器(Error Amplifier) 23
4.2 震盪器與鋸齒波產生器(Oscillator and Ramp Generator) 25
4.3 比較器(Comparator) 27
4.4 電流偵測電路(Current Sensing Circuit) 28
4.5 訊號相加電路(Signals Summing Circuit) 31
4.6 SR閂鎖器(Set-Reset Latch) 33
4.7 緩衝器(Buffer) 35
4.8 過電流保護(Over Current Protection) 37
4.9 輸入電壓保護(Input Voltage Protection) 38
4.10 輸入具保護機制之切換式降壓穩壓器整體架構 39
第五章 降壓穩壓器整體電路模擬 41
5.1 電流模式控制切換式降壓穩壓器 42
5.2 線性調節度 43
5.3 負載調節度 44
5.4 暫態響應 45
5.5 過電流保護 46
5.6 輸入電壓保護 47
5.7 轉換效率與穩壓器模擬特性表 49
5.8 切換式降壓穩壓器特性比較表 50
第六章 結論 53
參考文獻 54
表目錄
表1- 1 線性穩壓器與切換式穩壓器比較表 1
表4- 1 常見電流偵測技術及缺點 29
表4- 2 反或閘實現之SR閂鎖器真值表 34
表4- 3 修改反或閘實現之SR閂鎖器真值表 34
表5- 1穩壓器模擬規格表 50
表5- 2 降壓式切換穩壓器規格比較表 52
圖目錄
圖2- 1 (a)切換式降壓穩壓電路；(b)開關導通之等效電路；(c)開關關閉之等效電路 5
圖2- 2 切換式降壓穩壓器波形:(a)電感器電壓；(b)電感器電流；(c)電容器電流；(d)開關上電流；(e)二極體電流 6
圖2- 3 (a)切換式升壓穩壓電路；(b)開關導通之等效電路；(c)開關關閉之等效電路 8
圖2- 4 (a)切換式升降壓穩壓電路；(b)開關導通之等效電路；(c)開關關閉之等效電路 9
圖2- 5 (a)非同步切換式降壓穩壓器；(b) 同步切換式降壓穩壓器 10
圖2- 6 切換式降壓穩壓器轉換效率定義示意圖 11
圖2- 7 切換式降壓穩壓器暫態響應示意圖 14
圖2- 8 輸出電壓之負載變化暫態響應圖 14
圖3- 1 脈波寬度調變整合架構 16
圖3- 2 脈波寬度調變示意圖 16
圖3- 3 電壓模式控制架構圖 18
圖3- 4 電流模式控制架構圖 19
圖4- 1 切換式降壓穩壓器系統架構方塊圖 22
圖4- 2 二級運算放大器 24
圖4- 3 誤差放大器 24
圖4- 4 放大器之頻率響應增益與相位波德圖 25
圖4- 5 震盪器與鋸齒波產生器 26
圖4- 6 鋸齒波訊號與時脈訊號 27
圖4- 7 遲滯比較器 28
圖4- 8 遲滯比較器之遲滯電壓曲線 28
圖4- 9 內部電流偵測電路於切換式降壓穩壓器 29
圖4- 10 (a) 偵測電流隨電感電流變化情形；(b) 電感電流與偵測電流放大波形 31
圖4- 11 電流模式電壓相加示意圖 32
圖4- 12 電壓轉電流轉換器及訊號相加電路 32
圖4- 13 反或閘實現之SR閂鎖器 34
圖4- 14 修改反或閘實現之SR閂鎖器 34
圖4- 15 具閒置時間緩衝器電路圖 35
圖4- 16 閒置時間模擬結果(a)in由低電位至高電位(b)in由高電位至低電位 37
圖4- 17 過電流保護比較器 38
圖4- 18 輸入電壓保護機制 39
圖4- 19 輸入具保護機制之切換式降壓穩壓器整體架構 40
圖5- 1 輸入具保護機制之切換式降壓穩壓器架構圖 41
圖5- 2 輸入電壓3.3 V，輸出電壓1.27 V之責任週期 42
圖5- 3 輸入電壓3.3 V，輸出電壓1.6 V之責任週期 43
圖5- 4 輸入電壓3.3 V，輸出電壓2.08 V之責任週期 43
圖5- 5 輸入電壓由2.4 V切換至3.9 V時，輸出電壓之線性調節度 44
圖5- 6 電感電流由32 mA切換至332 mA時，輸出電壓之負載調節度 45
圖5- 7電感電流由32 mA切換至332 mA時，輸出電壓之暫態響應分析 46
圖5- 8電感電流由332 mA切換至32 mA時，輸出電壓之暫態響應分析 46
圖5- 9 過電流保護模擬 47
圖5- 10 輸入電壓過高保護模擬 48
圖5- 11 輸入電壓過低保護模擬 48
圖5- 12 不同負載下的轉換效率 49

[1] Maxim, “Regulator topologies for battery-powered Systems,” Application Note 660, Jan. 2001.
[2] D. W. Hart著;王順忠譯,”電力電子學”,台灣東華書局股份有限公司,2001
[3] T. Ogawa, S. Hatanaka, K. Taniguchi, “An on-Chip High-Efficiency DC-DC Converter with a Compact Timing Edge Control Circuit,” VLSI Circuit Design of Technical Papers, pp. 278-279, June 2002.
[4] B. Arbetter, R. Erickson, D. Maksimovic, “DC-DC converter design for battery-operated systems,” Power Electronics Specialists Conference, 1995. PESC '95 Record., 26th Annual IEEE, vol.1, no., pp.103-109 vol.1, 18-22 June 1995.
[5] T. Y. Huang, “A High Efficiency Dual-Mode Buck Converter,” Master of Science, Department of Electrical Engineering, National Taiwan Ocean University, June 2007.
[6] Y. G. Li, “High Efficiency Current Sensing Buck Converter with Output-Ripple-Voltage Control for Dynamic Voltage Scaling,” Master of Science, Department of Electrical Engineering, National Central University, Oct. 2007.
[7] C. Y. Leung, P.K.T. Mok; K. N. Leung, M. Chan, "An integrated CMOS current-sensing circuit for low-Voltage current-mode buck regulator," IEEE Transactions on Circuits and Systems II: Express Briefs, vol.52, no.7, pp.394,397, July 2005.
[8] Y. T. Hsieh, B. D. Liu, J. F. Wu, C. L. Fang, H. H. Tsai, and Y. Z. Juang, "A high efficiency boost white LED driver for portable electronics applications," International Symposium on Next-Generation Electronics (ISNE2010), pp. 13-16, Nov. 2010.
[9] M. D. Jheng, B. C. Li, “CMOS operational amplifier design &; simulation,” Thematic reports of the Department of Electronic Engineering, National Taiwan University of Science and Technology, Apr. 2007.
[10] B. Razavi, “Design of Analog CMOS Integrated Circuits,” McGRAW-HILL, 2001.
[11] C. F. Lee, P. K. T. Mok, "A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique," IEEE Journal of Solid-State Circuits, vol. 39, no.1, pp. 3-14, Jan. 2004.
[12] D. J. Allstot, "A precision variable-supply CMOS comparator," IEEE Journal of Solid-State Circuits, vol. 17, no. 6, pp.1080-1087, Dec. 1982.
[13] W. R. Liou, M. L. Yeh, Y. L. Kuo, "A High Efficiency Dual-Mode Buck Converter IC For Portable Applications," IEEE Transactions on Power Electronics, vol.23, no.2, pp.667,677, Mar. 2008.
[14] S. S. Ke, “A high efficiency synchronous CMOS switching buck regulator with accurate current sensing technique,” Master of Science, Department of Electrical Engineering, National Central University, Oct. 2007.
[15] C. H. Chang, R. C. Chang, "A novel current sensing circuit for a current-mode control CMOS DC-DC buck converter," IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test (VLSI-TSA-DAT), pp. 120-123, Apr. 2005.
[16] C. Y. Leung, P. K. T. Mok, K. N. Leung, "A 1.2 V buck converter with a novel on-chip low-voltage current-sensing scheme," Proceedings of 2004 International Symposium on Circuits and Systems (ISCAS '04), vol. 5, pp. 824-827, May 2004.
[17] C. Yoo, "A CMOS buffer without short-circuit power consumption," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 47, no.9, pp. 935-937, Sep. 2000.
[18] Y. Ahn, H. Nam, J. Roh, "A 93.5% efficiency, 400-mA current-mode dc-dc buck converter with watchdog functions," International SoC Design Conference (ISOCC), pp. 428-431, Nov. 2009.
[19] F. F. Ma, W. Z. Chen, and J. C. Wu, "A monolithic current-mode buck converter with advanced control and protection circuits," IEEE Transactions on Power Electronics, vol. 22, no. 5, pp.1836-1846, Sep. 2007.
[20] J. Xiao, A.V. Peterchev, J. Zhang, S.R. Sanders, "A 4-μa quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications," IEEE Journal of Solid-State Circuits, vol.39, no.12, pp.2342-2348, Dec. 2004.
[21] M. X. Lu, B. H. Hwang, J. J. Chen, Y. S. Hwang, "A sub-1V voltage-mode DC-DC buck converter using PWM control technique," 2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), pp.1-4, Dec. 2010.
[22] M. Y. K. Chui, W. H. Ki, C. Y. Tsui, "A programmable integrated digital controller for switching converters with dual-band switching and complex pole-zero compensation," IEEE Journal of Solid-State Circuits, vol.40, no.3, pp.772-780, Mar. 2005.