跳到主要內容

臺灣博碩士論文加值系統

(216.73.216.134) 您好!臺灣時間:2025/12/19 21:55
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:林坤興
研究生(外文):Kuen-Hsing Lin
論文名稱:積體電路用無電鍍銅膜製程之研究
論文名稱(外文):A Study on Electroless Copper Plating for VLSI
指導教授:林樹均
學位類別:碩士
校院名稱:國立清華大學
系所名稱:材料科學工程學系
學門:工程學門
學類:材料工程學類
論文種類:學術論文
論文出版年:1999
畢業學年度:87
語文別:中文
論文頁數:98
中文關鍵詞:無電鍍銅內連線階梯覆蓋能力深寬比栓塞
相關次數:
  • 被引用被引用:2
  • 點閱點閱:305
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:1
本實驗以無電鍍銅技術,在晶片表面進行鍍上一層導電用的銅膜。結果發現將TiN/SiO2/Si晶片,先經敏化活化之後,以傳統無電鍍銅鍍浴加以調整成的TiN鍍浴,在60C浴溫、50 rpm轉速下進行無電鍍,可以得到平整、連續且附著力良好的銅膜。Cu鍍浴在50C浴溫、50 rpm轉速下,亦可在活化之Cu/TaN/SiO2/Si晶片鍍上一層優良銅膜;但是在Cu/Ta/SiO2/Si晶片上所鍍的銅膜附著不良。隨著銅膜厚度的增加,銅膜表面的凹凸粗糙度會增加;在1 m厚度時,凹凸的平均高度為54.9 m,均方根粗糙度為14.7 m。X-光繞射分析得知,400C、60 min的退火處理,可以降低銅膜內部缺陷與提高銅膜優選方位的程度;所以退火處理可以將銅膜原來的2.1~4.5 -cm電阻率降為1.75 -cm,相當接近銅塊材的1.67 -cm。由有挖洞的Cu/TaN/SiO2/Si晶片無電鍍銅膜的結果可知,無電鍍銅膜的階梯覆蓋能力及填洞能力相當好;可沿著各種凹凸表面覆蓋一層均勻的銅膜;也可填滿直徑0.2 μm、深寬比5:1的洞。顯示無電鍍銅技術在積體電路的薄膜導線應用上,具有相當高的潛力。
誌謝
摘要…………………………………………………………………….……i
目錄…………………………………………………………………………ii
圖目錄……………………………………………………………………....v
表目錄…………………………………………………………………….viii
壹、前言……………………………………………………………………1
貳、文獻回顧………………………………………………………………2
2.1.超大型積體電路(Ultra Large Scale Integration Circuit)之內連線(Interconnect)簡介………………………………………………….….2
2.1.1. 金屬內連線之用途……………………………………………..2
2.1.2. 常用金屬內連線之材料與製造方法………………………..…2
2.1.3. 以銅取代鋁的原因……………………………………………..5
2.1.4. 銅金屬製程……………………………………………………..5
2.2 無電鍍銅簡介…………………………………………………………..7
2.2.1. 無電鍍(Electroless Plating)…………………………………….7
2.2.2. 無電鍍銅製程發展簡介………………………………………..7
2.3. 無電鍍製程之前處理…..……………………………………………...8
2.4. 無電鍍銅鍍浴的組成與特性……………………...…………………10
2.4.1. 銅鹽……………………………………………………………11
2.4.2. 還原劑…………………………………………………………11
2.4.3. 錯化劑…………………………………………………………13
2.4.4. 安定劑…………………………………………………………15
2.4.5. pH調整劑……………………………………………………....16
2.5. 無電鍍銅的化學反應式與反應機構………………………………...16
2.5.1. 化學反應式[12]………………………………………………..16
2.5.2. 反應機制[31]………………………………………………….17
2.6. 近年來無電鍍銅在積體電路製程應用上之發展…………………...18
2.7. 研究目的……………………………………………………………...20
參、實驗步驟………………………………………………………………24
3.1. 基材…………………………………………………………………...24
3.2. 基材之前處理………………………………………………………...24
3.2.1.清洗……………………………………………………………..24
3.2.2.敏化處理………………………………………………………..24
3.2.3.活化處理………………………………………………………..26
3.3.無電鍍銅鍍浴組成…………………………………………………….26
3.4. 無電鍍銅設備………………………………………………………...26
3.5. 實驗流程簡介………………………………………………………...27
3.6 熱處理………………………………………………………………....27
3.7. 無電鍍銅膜微結構觀察及性質分析………………………………...27
3.7.1. 掃描式電子顯微鏡(SEM)分析………….……………………32
3.7.2. X-ray繞射分析………………………………………………...32
3.7.3. 電阻率量測……………………………………………………32
3.7.4. 原子力顯微鏡(AFM)………………………………………….34
3.7.5. 附著力測試……………………………………………………34
肆、結果與討論……………………………………………………….…..35
4.1. 無電鍍銅膜在TiN上的情形…………………………………….…..35
4.1.1 無電鍍參數與鍍浴成份……………………………………….35
4.1.2. 退火處理………………………………………………………45
4.2. 無電鍍銅膜在銅晶種層上的情形…………………………………...56
4.2.1. 在CS銅晶種層上的情形……………………………………..60
4.2.2. 在TT銅晶種層上的情形……………………………………..62
4.3. 無電鍍銅膜在有圖案TT銅晶種層上的情形………………………80
4.4. 附著力測試…………………………………………………….. ……84
伍、結論……………………………………………………………………94
陸、參考文獻………………………………………………………………95
1. T. Kikkawa, MRS Conference Proceedings ULSI-IX, (1994) 48.
2. K. Ngun, 1994 VMIC Conference, (1994) 452.
3. 莊達人, VLSI製程技術, 高立圖書公司, 6月(1997).
4. R. A. Levy, M. L. Green and P. K. Gallager, “Characterization of LPCVD Aluminum for VLSI Process”, J. Electrochem. Soc., (Sep. 1984) 2175.
5. M. J. Cooke, R. A. Heinecke, R. C. Stern and J. W. C. Maes, “LPCVD of Aluminum and Al-Si Alloys for Semiconductor Metallization”, Solid State Technology, (Dec. 1982) 62.
6. R. V. Joshi, et al., 1989 VMIC Conference, (1989) 113.
7. H. Talieh, et al., 1989 VMIC Conference, (1989) 211.
8. R. J. Contolini, L. Tarte, R. T. Graff and L. B. Evans, “Copper Electroplating Process for Sub-half-micro ULSI Structure”, VMIC Conference, (1995) 27.
9. 逢板哲爾, “化學反應製造金屬薄膜”, 表面處理工業雜誌, 3期(1986) 25.
10. 張中良, ”非導體表面之金屬化”, 工業材料, 112期 (1996) 86.
11. 神戶德藏著;莊萬發譯著, “無電解鍍金”, 復漢出版社印行 (1989).
12. R. M. Lukes, Plating, 51 (1964) 1066.
13. 齊藤圈, “金屬表面技術”, 17期 (1966) 14.
14. M. Pounovic, Plating, 55 (1968) 1161.
15. L. N. Schoenberg, J. Electrochem. Soc., 118 (1971)1571.
16. J. Dugasz and A. Szasz, “Factors Affecting the Adhesion of Electroless Coating”, Sur. Coating Technol., 58 (1993)57.
17. W. D. Fields, R. N. Duncan, J. R. Zickgraf, and The ASM Committee on Electroless Nickel Plating, Metal Handbook, 9th ed., Vol.5, American Society for Metals, 1982, Metals Park, OH; p.219.
18. F. Pearlstein, “Electroless Nickel Deposition”, Metal Finishing, 53 (Aug. 1955) 59.
19. N. Feldstein and J. A. Weiner, “Surface Characterization of Sensitized and Activated Teflon”, J. Electrochem. Soc., 120(4), (1973) 475.
20. R. Sard, “The Nucleation, Growth, and Structure of Electroless Copper Deposits”, J. Electrochem. Soc., 117(7), (1970) 864.
21. T. Homma, K. Takai, T. Osaka, Y. Yamazaki and T. Namikawa, “Transmission Electron Microscopy Study of Electroless NiP and Cu Films at Initial Deposition Stage”, J. Electrochem. Soc., 138(5), (1991) 1269.
22. T. Homma, T. Yamazaki and T. Osaka, “An In Situ Study on Electroless-Deposition Process by Scanning Tunneling Microscopy”, J. Electrochem. Soc., 139(3), (1992) 732.
23. C. R. Shipley, Brit. Pat., 929, 800 (1963).
24. Rantell and Holtman, “Mixed Stannous Chloride-Palladium Chloride Activators: A Study of Their Formation and Nature”, Plating, (Apr. 1974) 326.
25. N. Feldstein, “Electron Microscope Investigation of Mixed Stannous Chloride/Palladium Chloride Catalysts for Plating Dielectric Substrates”, J. Electrochem. Soc., 121 (1974) 738.
26. E. Matijevic, A. M. Poskanzer and P. Zuman, “The Characterization of the Stannous Chloride/Palladium Chloride Catalysts for Electroless Plating”, Plating and Surface Finishing, (Oct. 1975) 958.
27. J. Shu, B. P. A. Grandjean and S. Kaliaguine, “Effect of on Cu(OH)2 Electroless Copper Plating”, Ind. Eng. Chem. Res., 36 (1997) 1632.
28. J. Dumesic, J. A. Koutsky and T. W. Chapman, “The Rate of Electroless Copper Deposition by Formaldehyde Reduction”, J. Electrochem. Soc., 121 (1974) 1405.
29. A. Hung and K. M. Chen, “Mechanism of Hypophosphite-Reduced Electroless Copper Plating”, J. Electrochem. Soc., 136 (1989) 72.
30. A. Hung and I. Ohno, “Electrochemical Study of Hypophosphite Reduced Electroless Copper Deposition”, J. Electrochem. Soc., 137 (1990) 918.
31. A. Hung, “Electroless Copper Deposition with Hypophosphite as Reducing Agent”, Plating and Surface Finishing, 75 (1988) 62.
32. I. Ohno, O. Wakabayashi and S. Haruyama, “Anodic Oxidation of Reductants in Electroless Plating”, J. Electrochem. Soc., 132 (1985) 2323.
33. G. O. Mallory and J. B. Hajdu, Electroless Plating, AESF, (1990) 318.
34. J. E. A. Van den Meerakker, “On the Mechanism of Electroless Plating. I. Oxidation of Formaldehyde at Different Electrode Surfaces”, J. Appl. Electrochem., 11 (1981) 395.
35. J. E. A. Van den Meerakker, “On the Mechanism of Electroless Plating. II. One Mechanism for Different Reductants”, J. Appl. Electrochem., 11 (1981) 387.
36. K. Koyano, M. Kato and H. Takenouchi, “Electroless Copper Plating from Copper-Glycerin Complex Solution”, J. Electrochem. Soc., 139 (1992) 3112.
37. V. V. Svirdow, et al., “Electroless Metal Deposition Aqueous Solu-tion”, Byelorussian University, Minsk, Russia, (1987).
38. M. Pounovic and R. Arndt, “The Effect of Some Additives on Electroless Copper Deposition”, J. Electrochem. Soc., 130 (1983) 794.
39. H. Hirohata, M. Oita and K. Honjo, U.S. Pat., 4, 002 (1977) 786.
40. I. Ohno, “Electrochemistry of Electroless Plating”, Materials Science and Engineering, A146 (1991) 33.
41. B. D. Barker, “Electroless Deposition of Metals”, Surface Technology, 12 (1981) 77.
42. P. L. Pai and C. H. Ting, “Selective Electroless Copper for VLSI Interconnection”, Electron Device Letters, 9 (1989) 423.
43. V. M. Dubin, “Selective Electroless Ni-Cu(P) Deposition for Via Hole Filling and Conductor Pattern Cladding in VLSI Multilevel Interconnection Stuctures”, J. Electrochem. Soc., 139 (1992) 633.
44. Y. Shacham-Diamand, V. M. Dubin and M. Angyal, “Electroless Copper Deposition for ULSI”, Thin Solid Film, 262 (1995) 93.
45. M. J. Desilva, V. M. Dubin and Y. Shcham-Diamand, “Novel Copper Seeded Electroless Copper Deposition for ULSI Interconnect Technology”, Materials Research Society, 11 (1996) 607.
46. B. Zhao and P. K. Vasudev, “Sub-Half Micron Electroless Cu Metal-lization”, Materials Research Society, 427 (1997) 179.
47. V. M. Dubin and Y. Shacham-Diamand, “Selective and Blanket Electroless Copper Deposition for Ultra Large Scale Inte-gration”, J. Electrochem. Soc., 144 (1997) 898.
48. Y. Shacham-Diamand, “Electrochemical Deposition Process for ULSI Copper Interconnect Fabrication”, UCB Short Course, (Jun. 1998).
49. S. Nakahara and Y. Okinaka, “Microstructure and Ductility of Electroless Copper Deposits”, Acta Metall., 31 (1982) 713.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top