臺灣博碩士論文加值系統

隨著科技的發達，電路越來越複雜，但體積越來越小時，慢慢的很多原本可以忽略的誤差，現卻變成很多難以克服的問題，如時間抖動誤差。IEEE 1057裡所介紹的微分非線性量測方法(線性坡度質方圖方法)，如果在時間抖動較為嚴重的情況下，合理的測試時間內，已無法正確的量測到微分非線性。
為了能在時間抖動的影響下，正確的量測微分非線性，在這篇論文中，我們提出了一個「累積微分非線性」的量測方法，它可以量測容許時間抖動的微分非線性。利用時間抖動的特性，做微分非線性的分析。與線性坡度質方圖方法相比，在一個具相同時間抖動的測試環境下，可以使用較少的取樣時間，得到更正確的微分非線性。

As the prosperity of technology, circuit becomes more complicated and scale is going to be smaller. Thus, there’re many problems which are used to be treated as bias and can be ignored originally become much difficulty to overcome at present , jitter for example .Differential non-linearity measurement (Linear Ramp histogram method) introduced in IEEE 1057 can’t measure Differential non-linearity precisely within reasonable time frame in the case of turbulent jitter.
To have accurate measurement of Differential non-linearity under the influence of jitter, we propose a method called “Cumulative Differential non-linearity” in this paper. It can measure Differential non-linearity with jitter allowed. We use the characteristic of jitter to analyze Differential non-linearity. Compared with the method of Linear Ramp histogram method, we can get more precise Differential non-linearity by less time of sampling in the same test environment with jitter effect.

第一章 1
1.1 動機 1
1.2 研究方法 1
1.3 其他章節架構 2
第二章 DNL量測與時間抖動的影響 3
2.1 微分非線性的定義及量測介紹 3
2.2 各種誤差的介紹 6
2.2.1 量化誤差 7
2.2.2 取樣時間抖動誤差 8
2.2.3 隨機雜訊誤差 10
2.3 時間抖動的定義 13
第三章、累積微分非線性分析 15
3.1 何謂累積微分非線性 15
3.2 受時間抖動影響的累積微分非線性量測 19
3.3 受時間抖動影響之全域取樣的累積微分非線性量測 21
3.4 累積微分非線性量測分析 23
3.4.1 理想線性標準偏移量 23
3.4.2 如何決定累積微分非線性的取樣間隔 24
3.4.3 如何決定取線尾端的範圍與總取樣數 28
3.4.4 曲線尾端逼近法 32
3.5 累積微分非線性量測方法的理論分析 36
3.5.1 理想線性的累積微分非線性量測方法 37
3.5.2 非理想線性的累積微分非線性量測方法 39
第四章、模擬結果 43
4.1 模擬條件說明 43
4.2 模擬結果 43
4.2.1 CDNL量測與比較 44
4.2.2 不同的取樣數之模擬 45
4.2.3 不同的取樣間隔之模擬 48
第五章、結論 50
參考文獻 51
附錄一 最小絕對誤差係數求法 52
附錄二 詳細的模擬結果數據 56

[1] IEEE Std 1057, IEEE trial-use standard for digitizing waveform recorders, 21 July, 1989

[2] IEEE Std 1057-1994, IEEE trial-use standard for digitizing waveform recorders, 30 Dec, 1994

[3] Cazeaux, J.M.; Omana, M.; Metra, C.; ” Low-area on-chip circuit for jitter measurement in a phase-locked loop”, On-Line Testing Symposium, 2004. IOLTS 2004. Proceedings. 10th IEEE International, Page(s):17 - 22, 12-14 July 2004

[4] Shinagawa, M.; Akazawa, Y.; Wakimoto, T.; “Jitter analysis of high-speed sampling systems”, Solid-State Circuits, IEEE Journal of Volume 25, Issue 1, Page(s):220 - 224 Feb. 1990

[5] Cherubal, S.; Chatterjee, A.; “A high-resolution jitter measurement technique using ADC sampling”, Test Conference, 2001. Proceedings. International Page(s):838 – 847, Nov. 2001

[6] Yong-sheng Wang; Jin-xiang Wang; Feng-chang Lai; Yi-zheng Ye; “Optimal Schemes for ADC BIST Based on Histogram”, Test Symposium, 2005. Proceedings. 14th Asian 18-21 Page(s):52 – 57, Dec. 2005

[7] Dalong Li; Simske, S.; Mersereau, R.M.M.;,” Blind image deconvolution using constrained variance maximization”, Signals, Systems and Computers, 2004. Conference Record of the Thirty-Eighth Asilomar Conference on Volume 2, 7-10 Page(s):1762 - 1765 Vol.2, Nov. 2004

[8] Langard, Y.; Balat, J.-L.; Durand, J.;, “An improved method of ADC jitter measurement”, Test Conference, 1994. Proceedings., International 2-6 Page(s):763 – 770, Oct. 1994

[9] Mark Burns, Gordon W. Roberts, An Introduction to Mixed-Signal IC Test and Measurement, OXFORD university press, 2001

[10] Alberto Leon-Garcia, Probability and Random Processes for Electrical Engineering, 1994

[11] Ronald E Walpole Raymond H. Myers, Probability and Statistics for Engineers and Scientists, PRENTICE HALL, 1993

[12] Erwin Kreyszig, Advanced Engineering Mathematics, JOHN WILEY & SONS INC, 1993