臺灣博碩士論文加值系統

本&;#63809;文主要針對全球微波存取互通 (Worldwide Interoperability for Microwave Access；WiMAX)與無線區域網&;#63799; (wireless local area network；WLAN) 通訊系統射頻功&;#63841;放大器進&;#64008;研究與製作。首章先討&;#63809;WiMAX系統的特點，再分別對每個放大器做闡述。
本&;#63809;文提出三個功&;#63841;放大器的設計，上述電&;#63799;&;#63965;用tsmc 0.18μm混合信號CMOS製程，模擬軟體為Agilent ADS 2008U2。第一個是應用於5.2GHz無線區網系統的折疊疊接式功&;#63841;放大器，此設計是&;#63965;用放大器折疊組態的優勢，使放大器可以工作於低電壓下。在每條偏壓&;#63799;徑上只須偏壓一顆電晶體，其操作電壓是3伏特、操作頻&;#63841;5.2GHz時，功&;#63841;增&;#64023;(Pgain)為20.3dB，輸出一分貝壓縮點(OP1dB)為20.5dBm，功&;#63841;增加效&;#63841;(PAEmax)為24.5%、飽和輸出功&;#63841;(Psat)為21.8dBm、輸出三階截斷點(OIP3)為13.5dBm。
第二個是應用於WiMAX 3.5GHz之F&;#63952;功&;#63841;放大器，此電&;#63799;&;#63965;用輸出端二次、三次諧波共振網&;#63799;&;#63789;實現高效&;#63841;操作，所有匹配電&;#63799;均經由鎊線外接於FR-4 PCB板上。預計當操作電壓3.3V、操作頻&;#63841;3.5GHz時，功&;#63841;增&;#64023;為24.1dB，OP1dB為20.9dBm，PAEmax為42.9%、Psat為22.7dBm、OIP3為20.3dBm。
最後是應用於WiMAX 3.5GHz之高線性&;#64001;功&;#63841;放大器，以線性化偏壓電&;#63799;與輔助電晶體補償非線性因素，去提升功&;#63841;放大器的線性&;#64001;。當操作電壓1.8V、操作頻&;#63841;3.5GHz時，功&;#63841;增&;#64023;為33.8dB，OP1dB為16.7dBm，PAEmax為36.1%、Psat為20.2dBm、OIP3為23.5dBm。
佈局軟體為Cadence Virtuoso，驗證軟體為Mentor Graphics Calibre。電&;#63799;製程與溫&;#64001;變化模擬&;#64038;符合設計標準後，委請國家晶片中心下線完成晶片製作，並於晶片製作完成時&;#63870;測。

This thesis is focused on the research of the CMOS radio frequency (RF) power amplifiers (PAs) for Worldwide Interoperability for Microwave Access (WiMAX) and wireless local area network (WLAN) system applications. The first chapter describes the characteristic of WiMAX system. The following chapters introduce the design of power amplifiers.
There are three PAs presented in this thesis. All PAs are implemented by using tsmc 0.18μm mixed signal CMOS process. The simulation tool is Agilent ADS 2008U2. The first one is a folded cascode PA for WLAN systems at 5.2GHz which employs the advantage of low voltage operation. Only one transistor in each biasing path needs to be biased by the supply voltage. The power gain within the linear operating range is 20.3dB. The maximum output power is 21.8dBm. The maximum power added efficiency (PAE) is 24.5%. The amplifier reaches 1-dB compression point at an output level (OP1dB) of 20.5dBm. The output third-order intercept point (OIP3) of 13.5dBm is achieved.
The second one is a class-F PA for WiMAX 3.5GHz applications based on the second and third harmonic output control network . The harmonic control network was implemented by using an off-chip FR-4 PCB. The power gain within the linear operating range is 24.1dB. The maximum output power is 22.7dBm. The maximum PAE is 42.9%. The amplifier reaches 1-dB compression point at an output level of 20.9dBm. OIP3 of 20.3dBm is achieved.
The last one is a high linearity PA for WiMAX 3.5GHz applications which uses a linearized bias circuit and an auxiliary transistor to compensate nonlinear factors to improve the linearity. The power gain within the linear operating range is 33.8dB. The maximum output power is 20.2dBm. The maximum PAE is 36.1%. The amplifier reaches 1-dB compression point at an output level of 16.7dBm. OIP3 of 23.5dBm is achieved.
The layout tools are Cadence Virtuoso and Mentor Graphics Calibre. The process variation and temperature variation are also considered for both pre-simulation and post-simulation to prove the validity of the design specifications. The fabrication and measurement of the proposed PAs are supported by CIC.

中文摘要 I
Abstract II
目錄 IV
圖目錄 VI
表目錄 IX
第一章 緒論 1
1.1 研究背景 1
1-2 WiMAX系統 2
1.2.1 固定式網絡 2
1.2.2 移動式網絡 4
1.3 研究動機 4
1.4 論文架構 6
第二章 功率放大器介紹 7
2.1 電流源型放大器 7
2.1 開關型放大器 10
2.3 功率放大器參數介紹 11
2.3.1 散射參數： 12
2.3.2 穩定度 14
2.3.3 1分貝增益壓縮點(1dB Gain Compression Point；P1dB) 15
2.3.4 效率 16
2.3.5 三階截斷點 17
2.3 功率放大器設計流程 18
2.4.1 最佳負載匹配 19
2.4.2 設計流程 20
第三章 應用於WLAN 5.2GHz之AB類功率放大器 23
3.1 IEEE 802.11a 系統規範 23
3.2 AB類功率放大器設計 23
3.3 電路設計考量 25
3.4 模擬與量測結果 26
3.5 結果討論 32
第四章 應用於WiMAX 3.5GHz之F類功率放大器 33
4.1 F類功率放大器 33
4.2 微帶線匹配電路 35
4.2.1 輸入匹配電路 35
4.2.2 輸出匹配電路 36
4.3 電路設計考量 38
4.4 模擬與量測結果 40
4.5 結果討論 45
第五章 應用於WiMAX 3.5GHz之高線性度功率放大器 47
5.1 gm”補償線性化 47
5.2 線性化偏壓電路 50
5.3 電路設計考量 51
5.4 模擬結果 53
5.5 結果討論 57
第六章 結論與未來研究方向 59
6.1 結論 59
6.2 未來研究方向 61
參考文獻 62

[1]2007.Nov. Intel.Available：http://www.intel.com/technology/wimax/index.htm
[2]C. Y. Huang, H. H. Juan, M. S. Lin, and C. J. Chang, “Radio Resource Management of Heterogeneous Services in Mobile WiMAX Systems [Radio Resource Management and Protocol Engineering for IEEE 802.16],” IEEE Wireless Communications, vol.14, pp. 20-26, February 2007.
[3]2007. Fujitsu：http://www.fujitsu.com/cn/fmc/services/lsi/wimax/index.html
[4]Finneran and Michael, “WiMAX Versus Wi-Fi:A Comparison of Technologies, Markets, and Business Plans,” pp. 1-24, June 2004.：http://searchmobilecomputing.techtarget.com/whitepaperPage/0,293857,sid40_gci968754,00.html
[5]K.W. Ho and H.C. Luong, “A 1V CMOS power amplifier for Bluetooth applications”, The 2002 45th Midwest Symposium on , Volume: 2 , pp.457 -460, Aug. 2002.
[6]J. Y. Li, “The Design of RF Power Amplifier Power Control for Wireless Communications,” CCL technical journal, pp. 65-69, Dec. 2003.
[7]T. C. Lin, “An Introduction to The Techniques of RF Power Amplifier Linearization,” CCL technical journal, pp. 69-73, Dec. 2001.
[8]S. C. Cripps, “RF Power Amplifiers for Wireless Communications,” Artech House, 1999.
[9]T. H. Lee, “The Design of CMOS Radio-Frequency Integrated Circuit,” Artech House, 2000.
[10]N. O. Sokal, and A. D. Sokal, “Class E-A new class of high-efficiency tuned single-ended switching power amplifiers,” IEEE Journal of Solid-State Circuit, vol. 10, pp. 168-176, June 1975.
[11]“高頻通訊電路設計”，袁帝文、王岳華、謝孟翰、王弘毅編著。
[12]“微波工程”，David M. Pozar 編著。
[13]B. Razavi, RF Microelectronics, Prentice Hall, 1997.
[14]林伯丞，應用於3.1~10GHz超寬頻收發機之CMOS前端電路設計，國立東華大學電機工程研究所，民國九十六年。
[15]廖哲宏，應用於IEEE 802.11a WLAN之5.7GHz CMOS 射頻接收機及功率放大器RFICs，國立成功大學電機工程學系碩士論文，民國九十二年。
[16]IEEE std., Part 11：Wireless LAN Medium Access Control (MAC) and Physical Layer(PHY) specifications：High-speed Physical Layer in the 5 GHz Band, 1999 Edition.
[17]吳宗和，5.2GHz無線區域網路之射頻模組模擬、組製與整合測試，國立中正大學電機工程研究所碩士論文，民國九十一年七月。
[18]Chen Hai and Wu Xiaobo, “A class D audio power amplifier with high-efficiency and low-distortion,” Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, vol.2, pp. 815-818, Jan. 2005.
[19]A. Komijani, A. Natarajan,and A. Hajimiri, “A 24-GHz, +14.5-dBm Fully Integrated Power Amplifier in 0.18-μm CMOS,” IEEE Journal of Solid-State Circuits, vol.40, no. 9, Sep. 2005.
[20]YunSeong Eo and KwangDu Lee, “A fully integrated 24-dBm CMOS power amplifier for 802.11a WLAN applications,” Microwave and Wireless Components Letters, vol. 14, pp. 504-506, Nov. 2004.
[21]Solar H, Berenguer R, Adin I, Alvarado U, and Cendoya I, “A Fully Integrated 26.5 dBm CMOS Power Amplifier for IEEE 802.11a WLAN Standard with on-chip "power inductors",” IEEE MTT-S International Communications Microwave Symposium Digest, pp 1875-1878, June 2007.
[22]Tu S.H.-L, Chen S.C.-H, “5.25 GHz CMOS cascode power amplifier for 802.11a wireless local area network,” IET Microwaves, Antennas & Propagation, vol. 2, pp.627-634, Sep. 2008.
[23]C. Trask, “Class-F amplifier loading network: A unified design approach,” IEEEMTT-S International Microwave Symposium Digest, Vol.1 ,pp.351 - 354, June1999.
[24]A. N. Rodiakova, “BJT Class-F Power Amplifier near Transition Frequency,”IEEE Transactions on Microwave Theory and Techniques, Vol.53, pp.3045 –3050, Sept. 2005.
[25]A. Inoue, A. Ohta, S. Goto, T. Ishikawa, and Y. Matsuda, “The efficiency ofclass-F and inverse class-F amplifiers,” IEEE MTT-S International Microwave Symposium Digest, Vol.3, pp.1947 – 1950, June 2004.
[26]F. H. Raab, “Class-E, Class-C, and Class-F Power Amplifiers Based Upon aFinite Number of Harmonics,” IEEE Transactions on Microwave Theory and Techniques, Vol.49, pp.1462 – 1468, Aug. 2001.
[27]“射頻被動元件設計”，翁敏航編著。
[28]“RF CMOS IC Design Flow” CIC 教育訓練課程，2008
[29]H.Fouad H, A.-h Zekry, K. Fawzy, “Self-biased 0.13- µm CMOS 2.4-GHz Class E cascode power amplifier” 2009 National Radio Science Conference, pp.1-12, 17-19 Mar. 2009
[30]Yuen Sum Ng, L Leung, Ka Nang Leung, “A 3-GHz fully-integrated CMOS Class-AB power amplifier”, '09. 52nd IEEE International Midwest Symposium on Circuits and Systems, pp.995-998, 2-5 Aug. 2009
[31]Dae Hyun Kwon, Hao Li, Yuchun Chang, Tseng, R, Yun Chiu, “CMOS RF transmitter with integrated power amplifier utilizing digital equalization”, '09. IEEE Custom Integrated Circuits Conference, pp.403-406, 13-16 Sep. 2009
[32]Ghajar Mohammad Reza, Boumaiza Slim, “Concurrent dual band 2.4/3.5GHz fully integrated power amplifier in 0.13µm CMOS technology”, 2009 European Microwave Integrated Circuits conference, pp.375-378 28-29 Sep. 2009
[33]Y. S. Youn, J. H. Chang, K. J. Koh, Y. J. Lee, and H. K. Yu, “A 2GHz 16dBm IIP3 Low Noise Amplifier in 0.25 m CMOS Technology,” in Proc. IEEE International Soli d-State Circuits Conference, pp. 452-507, February 2003.
[34]郭純助，2.4GHz CMOS 線性化功率放大器，國立成功大學為電子工程所碩士論文，民國九十二年。
[35]Cheng-Chi Yen and Huey-Ru Chuang,“A 0.25-µm 20-dBm 2.4-GHz CMOS power amplifier with an integrated diode linearizer,” IEEE Microwave and Wireless Components Letters, Vol. 13, Issue 2, pp. 45-47, Feb 2003.
[36]A. Mabrouki, T. Taris, Y. Deval, J.-B. Begueret,“CMOS low-noise amplifier linearization through body biasing”, IEEE International Symposium on Radio-Frequency Integration Technology, pp. 150-153, Dec. 2009.