臺灣博碩士論文加值系統

近年來由於攜帶式裝置的普及電腦系統對於耗電量與裝置的體積有更高的需求，相對於目前基於DRAM作為主記憶體的系統一個新的記憶體技術PCM (Phase change memory)提供與傳統記憶體不同的特性。PCM與DRAM最大的不同在於斷電的情況下PCM資料不會消失，這樣的特性能提供更好的效能與額外的特性；雖然同樣的Flash memory也擁有在斷電情況下不會遺失資料的特性，但是在存取速度來說PCM更接近於DRAM的速度。由於PCM不同的特性會使得系統在使用記憶體的方式與DRAM不同，因此系統在設計上也會有所不同。
本論文分析了各種PCM混合式主記憶體架構，在 PCM-based混合式主記憶體架構的記憶體管理機制中對記憶體分頁分類存放統計，藉此計算出DRAM記憶體中分頁可以被縮減的數量，提升開機的速度，最後對此架構效能以及對快速開機上做了分析。

摘要 ........................................................................................................................................... 1
目錄 ........................................................................................................................................... 3
圖目錄 ........................................................................................................................................ 5
表目錄 ........................................................................................................................................ 6
第一章 緒論.................................................................................................................................. 7
第二章 背景知識與相關研究.......................................................................................................... 10
2.1 Phase Change Memory ........................................................................................................10
2.2 主記憶體架構 .........................................................................................................................12
2.3 混合式主記憶體架構 ...............................................................................................................13
第三章 混合式主記憶體架構.......................................................................................................... 15
3.1 記憶體分頁分類配置................................................................................................................18
3.2 Phase Change Memomry 上的快速開機 ................................................................................ 20
第四章 實驗方法............................................................................................................................21
第五章 實驗結果............................................................................................................................22
第六章 結論...................................................................................................................................28
第七章 未來工作............................................................................................................................29
參考文獻 ..................................................................................................................................... 30

[1] M. Qureshi, V. Srinivasan, and J. Rivers. “Scalable high performance main memory system using phase-change memory technology”, In ISCA ’09: Proceedings of the 36th annual international symposium on Computer architecture, 2009.
[2] S.-W. Lo, W. –S. Tsai, J. –G. Lin, and G. –S. Cheng, “Swap-before-hibernate: a time efficient method to suspend and os to a flash drive”, Proceedings of the Symposium on Applied Computing. ACM, pp. 201-205, 2010.
[3] 林泓逸, “休眠式開機系統的反應時間優化”, 國立中正大學資訊工程研究所碩士論文, 2013.
[4] 陳正元, 羅習五 “在休眠式開機系統上透過分配關鍵記憶體來優化應用程式回復時間”, 國立中正大學資訊工程研究所碩士論文, 2013.
[5] “Dynamic random-access memory”,http://en.wikipedia.org/wiki/Dynamic_random-access_memory
[6] K. Bailey, L. Ceze, S. D. Gribble, and H. M. Levy. “Operating system implications of fast, cheap, non-volatile memory”, In Proc. of the 13th HOTOS, 2011.
[7] L. E. Ramos, E. Gorbatov, and R. Bianchini. “Page placement in hybrid memory systems”. In Proceedings of the international conference on Supercomputing, ICS ’11, pages 85–95, New York, NY, USA, 2011. ACM.
[8] Hoda Aghaei Khouzani, Chengmo Yang and Jingtong Hu , “Improving Performance and Lifetime of DRAM-PCM Hybrid Main Memory through a Proactive”, Design Automation Conference (ASP-DAC), 2015 20th Asia and South Pacific.
[9] Y. Park, S. K. Park, and K. H. Park. “Linux kernel support to exploit phase change memory”. Linux Symposium, July 2010.
[10] Y. Shin
"Non-volatile memory technologies for beyond 2010", VLSI Symp. Tech. Dig., pp. 156-159, 2005
[11] C.-H.Chen,P.-C.Hsiu,T.-W.Kuo,C.-L.Yang,andC.-Y.M.Wang, “Age-based PCM wear leveling with nearly zero search cost”, in 49th Design Autom. Conf. (DAC), 2012, pp. 453–458.
[12] Hyung Gyu Lee, “An energy- and performance-aware DRAM cache architecture for hybrid DRAM/PCM main memory systems”, Computer Design (ICCD), 2011 IEEE 29th International Conference on.