臺灣博碩士論文加值系統

近來年發展的H.264/AVC提供了較以往編碼演算法更好的視覺品質，但其移動估測與16×16到4×4的模式決策方式花費複雜的編碼計算。為了簡化硬體實現的複雜度，本論文發展出九宮格移動估測演算法，並加上快速區塊決策演算法與動態調整的門檻值以配合不同的視訊序列。在JM8.6的測試中，本論文的演算法表現出不錯的視訊品質，在較為動態的視訊序列當中只降低了0.04到0.09dB，也減少了90%以上的估測時間。硬體設計方面，本論文將巨區塊切割成16個4×4子區塊進行九宮格移動估測，硬體架構為：一個PE陣列一次處理4對像素、一個LPE模組包含了3個PE陣列、8組LPE用來計算移動估測。我們提出了提早預測估測方向的機制，我們可以在256時脈內完成搜尋範圍±16的估測，最後使用合併的方式計算出41種SAD值。硬體可達到100%的PE利用率。使用TSMC 0.18um製程，合成閘數為230K、最大工作頻率27.9MHz

H.264/AVC coder can offer a better visual quality than the previous coding standards. It can achieve better motion-compensation with variable block size coding from 4×4 to 16×16. However, the complexity is high since there are 41 motion vectors to be computed for one MB block. First, we propose a fast algorithm that consists of fast 9-Postion ME and mode decision algorithm with dynamic thresholds to reduce the complexity of motion estimation (ME) for various coding modes. Simulations show that our proposed algorithm can save 90% searching time under H.264 program JM8.6 while PSNR only decreases about 0.05dB. For real-time implementation, we develop parallel architecture and the pipelined schedule based on the proposed algorithm. Our hardware resources uses 96 PE as a basic PE(BPE) processing 4 PE, a LPE module containing 3 BPE arrays, and there are 8 LPE modules employed in parallel. We could can achieve 41 SAD values for each motion mode within 256 cycles when the search range is ±16. The hardware efficiency is 100% PE utilization. The gate count is 230k and the maximum frequency can achieve 27.9MHz with the TSMC 0.18um process.

項　　　目 頁次
中文提要 ------------------------------------------------ i
英文提要 ------------------------------------------------- ii
誌謝 ------------------------------------------------- iii
目錄 ------------------------------------------------- iv
表目錄 ------------------------------------------------- vii
圖目錄 ------------------------------------------------- ix
第一章 序論------------------------------------------------- 1
1.1 前言------------------------------------------------- 1
1.2 視訊壓縮標準簡介------------------------------------------------- 2
1.3 研究動機------------------------------------------------- 5
1.4 論文組織------------------------------------------------- 6
第二章 H.264/AVC移動估測與模式決策------------------------------- 8
2.1 移動估測與移動補償--------------------------------------------- 8
2.2 全區域搜尋區塊比對演算法--------------------------------- 10
2.2.1 區塊比對演算法-------------------------------------------- 10
2.2.2 全區域區塊比對演算法----------------------------------- 11
2.3 快速搜尋演算法------------------------------------ 13
2.4 H.264/AVC內的區塊模式決策與移動估測------------------- 14
2.5 快速區塊模式決策------------------------------------- 20
第三章 快速移動估測與模式決策演算法-------------------- 24
3.1 快速移動估測演算法---------------------------- 24
3.1.1 九宮格移動估測演算法---------------------------- 25
3.1.2 九宮格移動估測演算法的模擬與比較------------------------ 30
3.2 快速區塊模式決策演算法--------------------------- 33
3.2.1 靜態區域偵測------------------------------------- 33
3.2.2 移動向量的利用---------------------------------------------- 34
3.2.3 動態門檻值的設定-------------------------------------------- 37
3.2.4 決定16×8區塊與8×16區塊的移動估測---------------------- 38
3.2.5 快速區塊模式決策演算法---------------------------------- 39
3.3 快速演算法之模擬-------------------------------------------- 42
3.3.1 快速區塊模式決策選用模擬--------------------------------- 45
第四章 快速演算法之硬體實現---------------------------------------- 46
4.1 硬體規劃設計------------------------------------------------ 46
4.1.1 適用於硬體的九宮格移動估測規劃------------------------- 49
4.1.2 整體規劃---------------------------------------------------------- 52
4.2 PE陣列---------------------------------------------------------- 54
4.3 LPE模組--------------------------------------------------- 55
4.4 LPE陣列模組與子圖框記憶體----------------------- 59
4.5 主圖框記憶體與位址控制單元--------------------------------- 66
4.5.1 提早預測下一次的搜尋方向------------------------------------ 66
4.5.2 位址控制單元設計----------------------------------------------- 68
4.5.3 主圖框記憶體設計------------------------------------ 73
4.6 可變區塊合併與比較單元------------------------------------ 74
第五章 硬體模擬驗證結果------------------------------------ 78
5.1 LPE陣列模組驗證------------------------------------ 78
5.2 可變區塊合併與比較單元驗證---------------------------------- 81
5.3 256時脈內的移動估測硬體模擬--------------------------------- 84
5.4 硬體資源評估------------------------------------ 86
第六章 結論------------------------------------------------------------ 89
附錄 參考文獻------------------------------------------------------------- 90

[1] “Coding of Moving Pictures and Associated Audio for Digitalstorage Media at up to About 1.5 Mbits/s,” ISO/IEC 1117-2: Video(MPEG-1), November, 1991.
[2] “Generic Coding of Moving Pictures and Associated AudioInformation,” ISO/IEC 13818-2: Video (MPEG-2), May 1996.
[3] “Coding of audio-visual objects—Part 2: Visual,” in ISO/IEC 14496-2(MPEG-4 Visual Version 1), Apr. 1999.
[4] “Video Codec for Audio Visual Services at px64 kbits/s,” ITU-TRecommendation H.261, 1990.
[5] “Video Coding for Low Bit Rate Communication, Version 1,” ITU-T Recommendation H.263, 1995.
[6] “Draft ITU-T Recommendation and Final Draft InternationalStandard of Joint Video Specification (ITU-T Rec. H.264 | ISO/IEC144496-10 AVC),” Joint Video Team of ISO/IEC and ITU-T, March 2003.
[7]Iain E. G. Richardson , ”H.264 and MPEG-4 Video Compression: Video Coding for Next-generation Multimedia”, John Wiley & Sons, 2003.
[8] K. R. Rao and J. J. Hwang, “Techniques and standards for image, video and audio coding”, Prentice Hall, 1996.
[9] K. R. Rao and J. J. Hwang, Techniques and standards for image, video and audio coding, Prentice Hall, 1996.
[10] H. M. Jong, L. G. Chen and T. D. Chiueh, “Accuracy improvement and cost reduction of 3-step search block-matching algorithm for video coding,” IEEE Trans. Circuits and Systems for Video Technology, vol. 4, pp. 88-90, 1994.
[11] R. Li, B. Zeng and M. L. Liou, “A New Three-Step Search Algorithm for Block Motion Estimation,” IEEE Trans. Circuits and Systems for Video Technology, vol. 4, pp. 433-442, Aug. 1994.
[12] D. Wu, F. Pan, K. P. Lim, S. Wu, Z. G. Li, X. Lin, S. Rahardja, and C. C. Ko “Fast Intermode Decision in H.264/AVC Video Coding”, IEEE Trans. Circuits and Systems for Video Technology,vol. 15, No. 6, July 2005
[13] F. Pan, X. Lin, R. Susanto, K. P. Lim, Z. G. Li, G. N. Feng, D. J. Wu, and S. Wu, “Fast mode decision algorithm for intra prediction in JVT,” presented at the 7th JVT-G013 Meeting, Pattaya, Thailand, Mar. 2003.
[14] J. Lee and B. Jeon, “Fast mode decision for H.264 with variable motion block sizes,” in Proc. Int. Symp. Computer and Information Sciences (ISCIS) 2003, Nov. 2003, pp. 723–730.
[14] Zhibo Chen, Peng Zhou, Yun He, Yidong, “Fast Integer Pel and Fractional Pel Motion Estimation for JVT”, JVT-F017, Joint Video Team (JVT) of ISO/IEC MPEG & ITU-T VCEG(ISO/IEC JTC1/SC29/WG11 and ITU-T SG16 Q.6), 6th Meeting: Awaji, Island, JP, 5-13 December, 2002

[15]侯凱鐘， “適用於H.264可變區塊大小之模式決策與移動估計演算法”， 國立東華大學，電機工程學系，93碩士論文。
[16]廖文賢，” H.264中調適性可變長度之即時編解碼器晶片設計”，高雄第一科技大學電腦與通訊工程所，95碩士論文
[17] 周營照，”運用於H.264中內在圖框快速模式預測演算法及即時FPGA實現”，高雄第一科技大學，電腦與通訊工程所，95碩士論文
[18] Chien-Min Ou, Chian-Feng Le and Wen-Jyi Hwang ,“An Efficient VLSI Architecture for H.264 Variable Block Size Motion Estimation”, IEEE Transactions on Consumer Electronics, Vol. 51, No. 4, NOVEMBER 2005
[19] Chztun-Yu Cho, Shiung-Yang Huung andJiu-Shung Wang,” AN EMBEDDED MERGING SCHEME FOR H.264/AVC MOTION ESTIMATION”, Image Processing, 2003. ICIP 2003. Proceedings. 2003 International Conference on Volume 1, 14-17 Sept. 2003 Page(s):I - 909-12 vol.1