[1] "Engergy Star," [Online]. Available: https://www.energystar.gov/.
[2] "80 PLUS Certified Power Supplies and Manufacturers," [Online]. Available: http://www.plugloadsolutions.com/80pluspowersupplies.aspx.
[3] "Electromagnetic compatibility (EMC) - Part 3 - 2: Limits - Limits for harmonic current emissions (equipment input curren <= 16 A per phase)," in IEC 61000-3-2, 2014.
[4] 蘇裕翔,「GaN高頻元件應用領域或發展現況」,光連雙月刊,第48期,2003年11月。[5] J. Strydom, D. Reusch, S. Colino, and A. Nakata, " Using enhancement mode GaN-on-Silicon power FETs (eGaN® FETs)," Efficient Power Conversion(EPC), 2014.
[6] 顏誠廷,「碳化矽功率半導體元件」,功率電子專利,第20卷,第1期,2014年6月。
[7] B. Ozpineci, L. M. Tolbert, S. K. Islam, and M. Chinthavali, "Comparison of wide bandgap semiconductor for power applications, " Jan. 2003.
[8] 黃智方,張庭輔,「氮化鎵功率元件簡介」,功率電子專利,第20卷,第1期,2014年6月。
[9] X. Huang, Z. Liu, Q. Li, and F. C. Lee, "Evaluation and application of 600 V GaN HEMT in cascode structure," Proc of the IEEE TPEL, pp. 2453-2461, May. 2014.
[10] 王勇智,高功率氮化鎵異質結構場效電晶體之設計與製作,國立交通大學電子工程系碩士學位論文,民國九十六年六月。[11] S. L. Colino, and R. A. Beach, "Fundamentals of Gallium Nitride power transistors," Efficient Power Conversion(EPC), 2011.
[12] Z. Liu, X. Huang, Fred C. Lee, and Qiang Li, " Package parasitic inductance extraction and simulation model development for the high-voltage cascode GaN HEMT," Proc of the IEEE TPEL, pp. 1977-1985, 2014.
[13] A. Lidow, and J. Strydom, " eGaN® FET drivers and layout considerations," Efficient Power Conversion(EPC), 2011.
[14] S. Bolte, N. Fröhleke, and J. Böcker, " Efficiency optimization for a power factor correction (PFC) rectifier with gallium nitride transistor," Proc. of the IEEE WiPDA, pp. 220-223, 2015.
[15] Z. Huang, F. Recht, and Y. Wu, Printed circuit board layout and probing for GaN power switches, Transphorm Inc.
[16] GaN Systems, How to drive GaN enhancement mode HEMT, Mar. 2016.
[17] Datasheet, TPH3205WSB, Transphorm, Feb. 2017.
[18] Datasheet, GS66508B, GaN System, 2017.
[19] J. P. M. Figueiredo, F. L. Tofoli, and B. L. A. Silva, "A review of single-phase PFC topologies based on the boost converter," Proc of the IEEE INDUSCON, Nov. 2010.
[20] N. B. Nam, N. A. Dung, Y. C. Liu, Y. C. Hsieh, H. J. Chiu, M. Hojo, and K. Yamanaka, " Design and implementation of digital controlled boost PFC converter under boundary conduction mode," Proc. of the IFEEC, pp. 1114-1119, 2017.
[21] S. Choudhury, and J. P. Noon, " A DSP based dgitally controlled interleaved PFC converter," Proc. of the IEEE APEC, pp. 648-654, 2008.
[22] P. P. Hieu, N. D. Thuc, Y. H. Liu, Y. C. Hsieh, H. J. Chiu, M. Hojo, and K. Yamanaka, DSP based digital control techniques for interleaved boost PFC converter," Proc. of the IFEEC, pp. 456-459, 2017.
[23] Y. S. Lai, and S. J. Lu, "Multi-inverters control technoque with current sharing control for back-up power system applications," Proc of the IEEE ICRERA, pp. 1-7, 2012.
[24] K. H. Chou, T. J. Liang, K. H. Chen, and J. S. Lee, " Design and implementation of an interleaved BCM boost PFC control IC," Proc of the IEEE IPEC, pp. 3346-3351, 2014.
[25] K. M. Ho, C. A. Yeh, and Y. S. Lai, " Novel digital-controlled transition current-mode control and duty compensation techniques for interleaved power factor corrector," Proc of the IEEE TPEL, pp. 3085-3094, 2010.
[26] J. Jang, S. K. Pidaparthy, S. Lee, and B. Choi " Performance of an interleaved boundary conduction mode boost PFC converter with wide band-gap switching devices," Proc. of the IEEE IFEEC, 2012.
[27] S. Mao, R. Ramabhadran, J. Popovic, and J. A. Ferreira " Investigation of CCM boost PFC converter efficiency improvement with 600V wide band-gap power semiconductor devices," Proc. of the IEEE ECCE, pp. 388-395, 2015.
[28] Y. C. Niu, C. J. Yang, Y. M. Chen, and Y. R. Chang, "Design of boost power factor corrector with GaN HEMT devices," Proc. of the IFEEC, pp. 1270-1274, 2017.
[29] 宋自恆,林慶仁,「功率因數修正電路之原理與常用元件規格」,新電子科技雜誌,第217期,2004年4月。[30] Power factor correction (PFC) handbook, ON Semiconductor, 2014, pp. 70.
[31] J. Ware, Power factor correction (PFC), IEE Wiring Matters, 2006.
[32] Cntrol Tronics , Power factor correction (PFC) application notes, Cooper Bussmann, 2010.
[33] Vicor Corporation , Active PFC for electronic power supplies.
[34] 蘇冠哲,數位控制之交錯型功率因數修正器的研製,國立臺北科技大學電機工程系碩士學位論文,民國一百年六月。[35] R. Poley, A. Shirsavar, Digital peak current mode control with slope compensation using the TMS320F2803x, Texas Instruments, Apr. 2012.
[36] L. Dixon, Average current mode control of switching power supplies, Unitrode Corporation, pp. 356-369.
[37] N. Subashini, V. Dharmaling, and M. Vetriselvan, "Active power factor correction using hysteresis current control of boost converter," Asian Network for Scientific Information, pp. 1648-1652, 2014.
[38] Y. S. Lai, K. M. Ho, and B. Y. Chen, "Bandwidth-based analysis and controller design of power factor corrector for universal applications," Proc. of the IEEE ICIT, pp. 626-631, 2012.
[39] P. C. Todd, UC3854 controlled power factor correction circuit design application note, Texas Instruments.
[40] 陳韋諺,具有均流控制之數位交錯式功率因數修正器,國立臺北科技大學電機工程系電力電子產業研發碩士學位論文,民國一百零三年七月。[41] 李耀辰,具有均流控制與寬輸入電壓之交錯式功率因數修正器,國立臺北科技大學電機工程系電力電子產業研發碩士學位論文,民國一百零五年七月。
[42] M. O’Loughlin, An interleaved PFC preregulator for high-power converters, Texas Instruments, pp. 1-14.
[43] Datasheet, Cores, Magnetic Powder, ARONLD magnetic LTD powder core division, 2003.
[44] Datasheet, TPH3205WS, Transphorm, Aug. 2016.
[45] F. Recht, Z. Huang, and Y. Wu, Characteristics of Transphorm GaN power switches, Transphorm.
[46] Power MOSFET Basics: Understanding gate charge and using it to assess switching performance, Vishay Siliconix.
[47] 林建億,以數位訊號處理器實現具有相移與零電壓切換之全橋轉換器,國立臺北科技大學電機工程系電力電子產業研發碩士學位論文,民國九十六年一月。[48] Datasheet, STPSC10H065, ST, Feb. 2017.
[49] Datasheet, IPA65R125C7, Infineon, Oct. 2013.