|
In this thesis, two architectures of the clock synchronizer
that delivers synchronous clock to multiple targets in high-speed
digital systems are realized.
Based on the consept of delay locked loop, a digital controlled
delay line is used to compensate for the various clock propagation delay
caused by various environmental conditions.
|