臺灣博碩士論文加值系統

本論文主題在於使用0.35-μm標準互補式金氧半製程，實現一個低耗電的鎖相迴路，主要針對以下主題提出新的方法。降低壓控振盪器及除頻器的功率消耗，降低輸出緩衝器的切換功率消耗，及不需除頻器的鎖相迴路。
首先提出一個鎖相迴路，其中包含相位偵測器、電荷汞及利用電源電壓調節來降低功率消耗的壓控振盪器及除頻器。為了降低輸出緩衝器的動態切換功率消耗,使用了一個電荷回收技術,這個輸出緩衝器每次輸出轉態前會先進入三態(tri-state)模式,並利用此時進行電荷回收的動作。
論文的最後提出了利用隙縫相位偵測技術,來達成不需除頻器的鎖相迴路電路。這個方法能在每個參考周期中只會讓參考輸入相位與壓控振盪器的輸出相位比較一次。而所提出的隙縫相位偵測電路,可以降低由電荷汞的不對稱輸出電流所造成的頻率抖動。

The goal of this work is to use a standard 0.35-μm CMOS process to implement the phase-locked loops with low power consumption, and the new methods of these three topics, reducing the power consumption of the VCO and divider, reducing the switching power of the output buffer and a dividerless PLL, are presented.
The presented PLL include PFD, charge pump circuit, VCO, and divider, successfully reduces the power consumption on VCO and divider by regulated supply technique and novel schematic. To reduce the dynamic switching power consumption, we propose a new charge recycling buffer. The output transistors of the buffer will enter tri-state period first every time and do charge recycling in this period then the output starts transition.
A dividerless PLL can be implemented by Aperture Phase Detection (APD) technique because this method only compares reference and VCO phase ones every reference period. A proposed new APD cell can also reduce the jitter caused by the charge pump mismatch current.

1 Introduction 1
1.1 Thesis Overview……................................................................................ 2
2 Fundamentals of Phase-Locked Loops 4
2.1 Introduction……........................................................................................ 4
2.2 Fundamentals of PLL……………………………………………………. 6
2.2.1 Voltage Controlled Oscillator…………….................................... 6
2.2.2 Phase Frequency Detector ……………………………………… 7
2.2.3 Charge Pump……………..……………………………………... 9
2.3 Closed-Loop Analysis…………………………………………………… 11
3 Low Power Phase-locked Loop Design and Implement 17
3.1 Architecture………..…….......................................................................... 17
3.2 Building Blocks………..………………………………………………... 18
3.2.1 VCO………………………………………………………………. 18
3.2.1.1 Regulated Supply………………………………………… 20
3.2.1.2 Delay Stage………………………………………………. 23
3.2.1.3 Level Shifter……………………………………………… 28
3.2.2 Divider…………………………………………………………... 29
3.2.2.1 CPL Type DFF……………………………..……………..... 30
3.2.2.2 Frequency Tracking………………………………..……...... 33
3.2.2.3 Regulated Supply Divider and Level Shift…………………. 34
3.3 Experimental Results…………………………………………………... 36
3.3.1 Input/output Interface and Test Setup…………...………………. 37
3.3.2 Experimental Results……………………………………………. 40
3.4 Summary……………………………………………………………….. 44
4 Charge Recycling Buffer 45
4.1 Low Power Output buffer Techniques……............................................... 45
4.2 Charge Recycling Technique……………………………………….…… 48
4.3 Experimental Results……………………………………………………. 59
5 Aperture Phase Detection 63
5.1 Loop Theory………………....……………….......................................... 63
5.2 Shifted-Averaging VCO………..………………………………..……… 67
5.3 Characteristic and Implement of APD………………………………….. 69
5.4 Experimental Results………………………………………………….… 82
5.5 Summary……………………………………………………………….... 87
6 Conclusion 91
Bibliography 95

Bibliography
[1] R. E. Best, Phase-locked loops: theory, design and applications, 2nd , ed. New York: McGraw-Hill, 1993.
[2] B. Razavi, Monolithic phase-locked loops and clock recovery circuits: theory and design, IEEE press, 1996.
[3] D. Banerjee, PLL Performance Simulation and Design, National Semiconductor, 1998.
[4] J. Craninckx, M. Steyaert, Wireless CMOS Frequency Synthesizer Design, Kluwer Academic Publishers, 1998.
[5] J. Kim, M. A. Horwitz, and G. Y. Wei, “Design of CMOS Adaptive-Bandwidth PLL/DLLs: A General Approach,” IEEE Tran. Circuit and Systems, vol. 50. no. 11, pp. 860-869, Nov. 2003
[6] S. Sidiropoulos, D. Liu, J. Kim, G.. Wei, and M. Horowitz, “Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers,” in Symp. VLSI Circuits Dig. Tech. Papers, pp. 124-127, June 2000.
[7] S. P. Chen, “Design and Implementation of A 3.125-Gb/s Clock Data Recovery Circuit,” NTU Thesis, June 2003.
[8] K. Yoon and W. Kim, “Charge pump boosting technique for power noise immune high-speed PLL implementation,” IEE. Electronic Letters 23rd, vol.34, no. 15, pp. 1445-1446, July 1998.
[9] F. R. Ramin, “A Low-Power Multiplying DLL for Low-Jitter Multigahertz CLOCK Generation,” IEEE J. Solid-State Circuits, vol. 37, pp. 1804-1812, Dec. 2002.
[10] W. C. Wu; C. C. Huang; C. H. Chang, “Nai-Heng Tseng, Circuits and Systems,” in IEEE ISCAS Proceedings of the 2003 International Symposium, vol. 1, 25-28, Pages:I-633 - I-636, May 2003.
[11] M. J. E. Lee, W. Dally, and P. Chiang, ” Low-power area-efficient high-speed I/O circuit techniques,“ IEEE J. Solid-State Circuits, vol. 35, pp. 1591–1599, Nov. 2000.
[12] C. Hwang, M. Kokubo, and H. Aoki, “Low Voltage / Low Power CMOS VCO, “ IEICE, vol. E82-A, no.3, pp.424 – 430, March 1999.
[13] M. Kokubo, Y. Shibahara, H. Aoki ,and C. HWANG, “Low Supply Voltage and Low-Power 1-GHz PLL Frequency Synthesizer for Mobile Terminals,” IEICE, vol.E86-C, NO.1 pp.71-78, Jan. 2003.
[14] N. Li F. Haviland, and A. Tuszynski, “A CMOS tapered buffer,” IEEE J. Solid-State Circuits, vol. 25, pp. 1005-1008, Aug. 1990.
[15] H. Y. Huang and Y. H. Chu, “Feedback-controlled split-path CMOS clock buffer,” Proc. Int. Symp. Circuit and Systems, vol. 4, pp. 355-458, 1994.
[16] Changsik Yoo, ”A CMOS buffer without short-circuit power consumption,” Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on Circuits and Systems ,Vol. 47 , no. 9, pp. 935 – 937, Sept. 2000.
[17] X. Wang and W. Porod, “ A Low Power Charge-Recycling CMOS Clock Buffer”, Department of Electrical Engineering University of Notre Dame
[18] I. Bouras, Y. Liaperdos, A. Arapoyanni, “A High speed low power CMOS clock driver using charge recycling technique,” in IEEE ISCAS, pp. 28-31, May 2000.
[19] Arvin R. Shahani, et al., “Low-Power Dividerless Frequency Synthesis Using Aperture Phase Detection,” IEEE J. Solid-State Circuits, vol. 33, pp. 2232-2239, Dec 1998.
[20] S. Y. Choe, G. A. Rigby, G. R. Hellestrand, “Half-Rail Differential Logic,” in IEEE ISSCC 97, Session 25, Processors and Logic, Paper SP 25.6
[21] M. Z. Liu, “2.2 GHZ CMOS Frequency Synthesizer and LC-tank Voltage-controlled Oscillators,” NTU Thesis, June 2003.
[22] E. D. Kyriakis-Bitzaros, et al., “Design of Low Power CMOS Driver Based on Charge Recycling,” IEEE International Symposium on Circuits and Systems, June 1997.
[23] W. C. Wu, C. C. Huang, C. H. Chang, and N. H. Tseng,” Low-power CMOS PLL for Clock Generator,” in IEEE ISCAS, Proceedings of the 2003 International Symposium on ,Vo.1 , pp 633-636, May 2003.