臺灣博碩士論文加值系統

在本論文的第一部份我們提出了一個適用於植入式電刺激、神經訊號紀錄及阻抗量測應用之系統整合，包含數位控制電路(Digital controller)、雙向電流刺激器、儀表放大器(Instrumentation amplifier, IA)和類比數位轉換器(A/D converter, ADC)這四個部分，功能可依需求選擇植入式電刺激、神經訊號紀錄或是阻抗量測。
論文第二個部分中我們描述了一個使用兩個class AB之互補輸出級電路並搭配控制電路，應用上可以作為電感性負載的驅動裝置，特別是用以驅動微型馬達或是小型風扇以達到SOC應用上之散熱需求。其中也將討論到雙載子接面電晶體在CMOS製程應用上之可行性。

The first topic of this thesis proposes a neural stimulation, recording and impedance measuring system for implantable applications. It includes a stimulation DAC, a instrumentation amplifier, an ADC, and a digital controller which decides the operation of each block according to the required functions. The function provided by the system include micro-stimulation, neural signal recording, or impedance measurement.
The second topic is to describe a dual-OPA coil driver for SOC heat dissipation. It includes two class AB complementary output drivers which can drive an inductance load, such as micro motors and fans. It also discusses the feasibility of a bipolar transistor in CMOS process.

摘要 i
Abstract ii
第一章 簡介 1
1.1 前言 1
1.1.1 適用於植入式電刺激、神經訊號紀錄及
阻抗量測應用之系統整合 1
1.1.2 應用於系統晶片散熱用途之雙放大器線
圈驅動電路 2
1.2 先前技術及文獻探討 3
1.2.1 植入式系統先前技術探討 3
1.2.2 線圈負載驅動電路先前文獻探討 5
1.3 論文大綱 7
第二章 適用於植入式電刺激、神經訊號紀錄及阻抗量測
應用之系統整合 8
2.1 簡介 8
2.2 系統操作模式說明 9
2.2.1 電刺激 9
2.2.2 神經訊號紀錄 9
2.2.3 阻抗量測 10
2.3 系統電路原理說明 11
2.3.1 儀表放大器 11
2.3.1.1 第二級低通濾波器之電路說明 12
2.3.1.2 第三級高通濾波器電路說明 14
2.3.2 類比數位轉換器 16
2.3.2.1 控制單元 17
2.3.2.2 數位類比轉換器&比較器單元 18
2.3.2.3 參考電壓單元(vref) 22
2.3.3 雙向電流刺激器 23
2.3.4 晶片照相圖 22
2.4 量測考量 24
2.5 模擬結果 26
2.5.1 儀表放大器 26
2.5.2 類比數位轉換器 26
2.5.3 雙向電流刺激器 26
2.6 晶片量測 29
2.6.1 實際量測 29
2.6.1.1 類比數位轉換器 29
2.6.1.2 雙向電流刺激器 30
2.6.1.3 儀表放大器 30
2.6.1.4 神經阻值之量測 31
2.6.2 操作規格 34
2.6.3 規格比較 35
2.6.4 討論 38
第三章 應用於系統晶片散熱用途之雙放大器
線圈驅動電路 39
3.1 簡介 39
3.2 原理說明 39
3.3 電路架構設計 40
3.3.1 改良之輸出及放大器 40
3.3.2 輸出及放大器改良之目的 42
3.3.3 空載迴路切換詳細說明 43
3.3.4 修改之BJT元件架構及其等效模型簡介 43
3.4 測式考量 45
3.5 模擬結果 46
3.6 晶片量測 49
3.6.1 實測結果 49
3.6.2 討論 52
第四章 結論與成果 53
參考文獻 55

[1] D. Jurisic, and G. S. Moschytz, “Low-noise active-RC low-, high- and band-pass allpole filters using impedance tapering”, The 2000 IEEE Mediterranean Electrotechnical Conf. (MEleCon 2000), vol. 2, pp. 591-594, 2000.
[2] A. Uranga, N. Lago, X. Navarro, and N. Barniol, “ A low noise CMOS amplifier for ENG signals”, in Proc. The 2004 IEEE Inter. Symp. Circuits and Systems (ISCAS 2004), vol. 4, pp. 21-24, May 2004.
[3] S. R. Zarabadi, F. Larsen, and M. Ismail, “A reconfigurable op-amp/DDA CMOS amplifier architecture”, IEEE Trans. Circuits Syst. I, vol. 39, no. 6, pp. 484-487, June 1992.
[4] R. J. Baker, H. W. Li, and D. E. Boyce, CMOS circuit design, layout, and simulation, New York: IEEE Press, 1998.
[5] B. Razavi, Design of Analog CMOS Integrated Circuits, New York: McGraw-Hill, 2001.
[6] P. R. Gray, and R. G. Meyer, Analysis and design of analog integrated circuits, Published by John Wiley & Sons, Feb. 2001.
[7] Rohm Co. Ltd., “6CH power driver for CD-ROM, DVD-ROM”, Data Sheet: BD7902CFS, 2003.
[8] Allegro, “Dual full-bridge motor driver”, Data Sheet : 2916, 1994.
[9] A. Ruha, T. Ruotsalainen, J. -P. Tervaluoto, and J. Kauppinen, “Electronic circuit for a switching power amplifier and method for switching the output stage of a switching power amplifier”, U.S. Patent 6 819 177, Nov. 16, 2004.
[10] J. Bales, “A low-power, high-speed, current-feedback, op-amp with a novel class AB high current output stage”, IEEE J. Solid-State Circuits, vol. 32, no. 9, pp. 1470-1474, Sept. 1997.
[11] Rohm Co. Ltd., “Coil load driving circuit”, Taiwan Patent 336310, July 1998.
[12]SUNON, “KDE0502PEV3-8” Data Sheet: Sunon DC Fan & Blower, 2004.
[13] R. S. Ananth, and E. K. Lee, “Design of a low-power, implantable electromyogram amplifier”, in Porc. The 2004 IEEE Inter. Symp. Circuits and Systems (ISCAS 2004), vol. 4, pp. 9-12, May 2004.
[14] R. H. Olsson, A. N. Gulari, and K. D. Wise, “A fully-integrated bandpass amplifier for extracellular neural recording”, in Proc. First Inter. IEEE Conf. Eng. in Med. and Bio. Soc. , pp. 165-168, March 2003.
[15] R. R. Harrison, and C. Charles, “A low-power low-noise CMOS amplifier for neural recording applications”, IEEE J. Solid-State Circuits, vol 38, no. 6, pp. 958-965, June 2003.
[16] A. Uranga, X. Navarro, and N. Barniol, “Integrated CMOS amplifier for ENG signal recording”, IEEE Trans. Biomed. Eng., vol. 51, no. 12, pp. 2188-2194, Dec. 2004.

[17] P. Mohseni, and K. Najafi, “A fully integrated neural recording amplifier with DC input stabilization”, IEEE Trans. Biomed. Eng., vol. 51, no. 5, pp. 832-837, May 2004.
[18] J. H. Nielsen, and T. Lehmann, “An implantable CMOS amplifier for nerve signals”, The 2001 IEEE Conf. Electronics, Circuits and Systems (ICECS 2001), vol. 3, pp. 1183-1186, Sept. 2001.
[19] J. Sacristan, and M. T. Oses, “Low noise amplifier for recording ENG signals in implantable systems”, in Proc. The 2004 IEEE Inter. Symp. Circuits and Systems (ISCAS 2004), vol. 4, pp. 33-36, May 2004.
[20] R. van de Plassche, CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters, Kluwer Academic, 2nd Edition, 2003.
[21]T. Akin, K. Najafi, and R. M. Bradley, “A wireless implantable multichannel digital neural recording system for a micromachined sieve electrode”, IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 109-118, Jan. 1998.
[22]P. R. Singh, L. Wentai, M. Sivaprakasam, M. S. Humayun, and J. D. Weiland, “A matched biphasic microstimulator for an implantable retinal prosthetic device”, The 2004 IEEE Inter. Symp. Circuits and Systems (ISCAS 2004), vol. 4, pp. 1-4, May 2004.
[23]B. Ziaie, M. D. Nardin, A. R. Coghlan, and K. Najafi, “A single-channel implantable microstimulator for functional neuro-
muscular stimulation”, IEEE Trans. Biomed. Eng., vol. 44, no. 10, pp. 909-920, Oct. 1997.

[24] C.-C. Wang, and K.-W. Fang, “Dual-OPA coil driver for heat dissipation of SOC’s,” 2005 The 16th VLSI Design/CAD Symp., (VLSI/CAD 2005), P1-1, CD-ROM version, Aug. 2005.
[25] S.-Y. Lee, and S.-C. Lee, “An implantable wireless bidirectional communication microstimulator for neuromuscular stimulation”, IEEE Trans. Circuits Syst. I, vol. 52, no. 12, pp. 2526-2538, Dec. 2005.