臺灣博碩士論文加值系統

　　我們在本篇論文提出一個全數位式鎖相迴路的設計，它由數位控制振盪器、相位頻率偵測器、控制單元和一些輔助的邏輯電路所組成。藉由詳細地分析與設計每一個功能方塊，我們指出重要的設計參數並討論一些設計上的問題。在我們的設計中，數位控制振盪器由四條路徑、二個模式和一個5位元可控制延遲細胞元所構成，這個可控制延遲細胞元是數位式控制的電流調節型反向器。我們採用一顆D型正反器當作相位頻率偵測器。控制單元執行二個主要的功能：頻率搜尋演算法和相位追蹤演算法，頻率搜尋演算法很像二位元樹搜尋法，此外，被我們提出來的相位追蹤演算法是以減少累積的相位誤差而不降低追蹤的速度為目的。我們以全客戶式的設計方式實現數位控制振盪電路，並以細胞元的設計方式實現其餘的電路。為了快速地評估電路架構和演算法，我們把數位控制振盪電路以Verilog的模形來模擬，並以Verilog模擬器來驗証整個全數位式鎖相迴路的系統。我們以0.35微米互補式金屬氧化半導體製程來實現整個系統，此系統大約需要50個參考時脈週期將累積的相位誤差縮小到10%之內，數位控制振盪電路可產生360到625百萬赫茲的時脈，它是參考時脈頻率的兩倍。

In this thesis, we have presented the design of an all-digital phase-locked loop (ADPLL), which consists of a digitally controlled oscillator (DCO), a phase frequency detector (PFD), a control unit and some auxiliary logic circuits. By analyzing and designing each functional block in detail, we point out the important design parameters and discuss some design issues. The DCO consists of four paths, two modes, and a 5-bit controlled delay cell. The delay cell is a digitally controlled current-starved inverter. We adopt a D flip-flop as our PFD. The control unit performs two major functions, i.e., frequency search algorithm and phase tracking algorithm. Frequency search algorithm is similar to binary tree search. In addition, a phase tracking algorithm is proposed to reduce the accumulative phase error without slowing down the tracking speed. We implement the DCO by full custom design style while the other circuits are implemented by cell-based design style. In order to rapidly evaluate the structures and algorithms, we model the DCO in Verilog construct, and verify the ADPLL system by Verilog simulator. The ADPLL is designed in 0.35 um COMS SPQM technology. It needs about 50 reference cycles to make the accumulative phase error smaller than 10%. The DCO can generate frequency from 360 to 625 MHz, which is two times reference clock frequency.

摘要i
Abstractiii
誌謝(Acknowledgments)v
Contentsvi
List of Tablesviii
List of Figuresix
Chapter 1 Introduction1
1-1 Research motivation1
1-2 Thesis Outline2
Chapter 2 PLL Overview4
2-1 Classification of PLL4
2-1-1 Analog PLL6
2-1-2 Digital PLL (DPLL)8
2-1-3 All-Digital PLL (ADPLL)10
2-1-4 The Pros and Cons11
2-2 ADPLL Design Issues13
Chapter 3 Digitally Controlled Oscillator15
3-1 Basic Concept15
3-2 Analysis and Design of the DCO18
3-2-1 Path Selection18
3-2-2 Delay Cell27
3-3 Simulation Results and Discussions39
Chapter 4 Phase Lock Process51
4-1 Phase Frequency Detector51
4-2 Control Unit56
4-2-1 Frequency Search56
4-2-2 Phase Tracking61
4-3 Simulation Results and Discussions67
4-3-1 Simulation Environment67
4-3-2 Simulation Results and Discussions68
Chapter 5 ADPLL System82
5-1 Performance and Design Parameters82
5-2 Applications86
Chapter 6 Conclusions and Future Works88
Reference90
Appendix92

[1]R. E. Best, Phase-Locked Loops: Design, Simulation, and Application, 3rd ed., McGraw-Hill, New York, 1997.
[2]J. Dunning, G. Garcia, J. Lundberg, and E. Nuckolls, “An all-digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessors,” IEEE J. Solid-State Circuits, vol. 30, no. 4, pp. 412-422, Apr. 1995.
[3]Shyh-Jye Jou, Ya-Lan Tsao, and I-YingYang, “An all digital phase-locked loop with modified binary search of frequency acquisition,” 1998 IEEE International Conference on Electronics, Circuits and Systems, vol. 2, pp. 195-198, 1998.
[4]Jen-Shiun Chiang and Kuang-Yuan Chen, “The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46, no. 7, pp. 945-950, July 1999.
[5]Terng-Yin Hsu, “The Study of All Digital Phase-Locked Loop (ADPLL) and its Applications,” National Chiao-Tung University, PhD’s thesis, 1999.
[6]Saban, R. and Efendovich, A., “A fully-digital, 2-MB/sec, CMOS data separator,” IEEE ISCAS’94, vol. 3, pp. 53-56, 1994.
[7]Chung-Cheng Wang, “A Digital Frequency Synthesizer HDL Generator for SOC Design,” National Chiao-Tung University, Master’s thesis, 2000.
[8]Savaria, Y., Chtchvyrkov, D., and Currie, J.F. “A fast CMOS voltage-controlled ring oscillator,” IEEE ISCAS’94, vol. 4, pp. 359—362, 1994.
[9]Young, I.A., Greason, J.K., and Wong, K.L., “A PLL clock generator with 5 to 110 MHz of lock range for microprocessors,” IEEE J. Solid-State Circuits, vol. 27, no. 11, pp. 1599-1607, Nov. 1992.
[10]Johnson, M.G. and Hudson, E.L., “A variable delay line PLL for CPU-coprocessor synchronization,” IEEE J. Solid-State Circuits, vol. 23, no. 5, pp. 1218—1223, Oct. 1988.
[11]Rau, M., Oberst, T., Lares, R., Rothermel, A., Schweer, R., and Menoux, N., “Clock/data recovery PLL using half-frequency clock,” IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1156—1159, July 1997.
[12]Neil H. E. Weste and Kamran Eshraghian, “Principles of CMOS VLSI Design: A Systems Perspective,” 2nd ed., Addison-Wesley, New York, 1993.
[13]Jan M. Rabaey, “Digital Integrated Circuits: A Design Perspective,” Prentice-Hall, 1996.
[14]Ahola, R., Routama, J., Lindfors, S., and Halonen, K., “A phase detector with no dead zone and a very wide output voltage range charge-pump,” IEEE ISCAS’98, vol. 1, pp. 155-158, 1998.
[15]Won-Hyo Lee, Jun-Dong Cho, and Sung-Dae Lee, “A high speed and low power phase-frequency detector and charge-pump,” IEEE ASP-DAC’99, vol. 1, pp. 269-272, 1999.