|
[1] S.M. SZE, Semiconductor Device Physics and Technology, John Wiley & Sons, 1985. [2] N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design A System Perspective, 2nd Ed. Addison Wesley, 1993. [3] OPUS-06-SPTM Design Rule & Hspice Model, TSMC, 1998. [4] P.E.Allen and D. R. Holberg, CMOS Analog Circuit Design, Oxford, 1987. [5] R. L. Geiger, P.E. Allen, and N. R. Strader, VLSI Design Techniques for Analog and Digital Circuits, McGRAW-HILL, 1990. [6] R. A. Blaushchild, P. A. Tucci, R. S. Muller, and R. G. Meyer, ”A new NMOS temperature-stable, voltage reference,” IEEE J. Solid-State Circuits, vol. SC-13, pp. 767-774, Dec. 1978. [7] M. Ismail and T. Fiez, “ANALOG VLSI Signal and Information Processing”, McGRAW-Hill, 1994. [8] Y. Tsividis, Z. Czarnul, and S. C. Fang, “MOS transconductors and integrators with high linearity,” Electronics Letters, vol. 22, no. 5, pp. 245-246, Feb. 1986. [9] S. Szczepznski, R. Schaumann, and P. Wu, “Linear transconductor based on crosscoupled CMOS pairs,” Electronics Letters, vol. 27, no. 9, pp. 783-783, April 1991. [10] J. A. S. Dias and W. B. de Moraes, “CMOS temperature- stable linearised differential pair,” Electronics Letters, vol. 28, no. 25, pp. 2350-2351, Dec. 1992. [11] M. Thamsirianunt and T. A. Kwasniewski, “CMOS VCO’s for PLL Frequency Synthesis in GHz Digital Mobile Radio Communications,” IEEE Journal of Solid-State Circuits, vol. 32, no. 10, pp. 1511-1524, Oct. 1997. [12] R. B. Northrop, Analog Electronic Circuits Analysis and Applications, Addison Wesley, 1990. [13] P. R. Gray and R. G. Meyer, Analysis and design of analog integrated circuits, 3th Ed., Wiley, 1993. [14] J. A. McNeill, “Jitter in Ring Oscillators,” IEEE Journal of Solid-state Circuit, vol. 32, no. 6, pp. 870- 879, June 1997. [15] T. C. Weigandt, B. Kim, and P. R. Gray, “Analysis of Timimg Jitter in CMOS Ring Oscillator,” ISSCC, vol. 4, pp. 27-30, 1994 [16] A. S. Sedra and K. C. Smith, Microelectronic circuits, 4th Ed., Saunders, 1998. [17] I. Novof, J. Austin, R. Kelkar, D. Strayer, and S. Wyatt, “ Fully Interated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50ps Jitter,” IEEE J. Solid-State Circuits, vol. 30, no. 11, pp. 1259-1266, November 1995. [18] J. Alvarez and H. Sanches, “ A Wide-Bandwidth Low-voltage PLL for Power PC Microprocessors,” IEEE J. Solid-State Circits, vol. 30, no. 4, pp. 383-391, April 1995. [19] S. T. Yan and H. C. Luong, “ A 3V 1.3-to-1.8 GHz CMOS Vltage-Controlled Oscillator with 0.3 ps-Jitter,” in proc. IEEE Int. Symp. on Circuit and System, pp. 29-32, 1997. [20] J. Routama, K. Koli, and K. Halonen “ A Novel Ring- oscillator with a very small process and temperature variation,” in proc. IEEE Int. Symp. Circuit and Systems, pp. 181-184, 1998. [21] W. H. Chan, J. Lau, and A. Buchwald, “A 622-MHz interpolating ring VCO with temperature compensation and jitter analysis,” in proc. IEEE Int. Symp. Circuits and Systems, pp. 25-28, 1997.
|