臺灣博碩士論文加值系統

本論文主要在兩段式昇壓功率因數轉換器的輸入低壓效率問題，在兩段式昇壓功率因素式轉換器中會有一個很嚴重的問題發生，就是當輸入低壓，若沒有降低功率因素轉換器的輸出電壓，將會過高的交換損失在MOSFET本體上，而降低輸入低壓功率因素轉換器效率，為了防止這個問題發生，因此必須要有兩段式昇壓功率因素轉換器，在輸入低壓時能降低過高的交換損失, 改善輸入昇壓功率因素轉換器效率, 符合EPA之能源法規。

ABSTRACT
This thesis presents the problem with respect to the dual boost technique of the power factor correction ( PFC ) application. In the PFC a series problem will occur when the PFC is worked in single boost ( only one section_PFC bus is 400V ) even in low mains input, it will then generate a low mains voltage of switching loss on the PFC MOSFET to reduce the efficiency in low mains input . Therefore, In order to prevent this issue happened, we need to change the design concept from single boost to two-stage boost which can improve the efficiency when the input is in low mains voltage for EPA standard application.
We knew that if we want to improve the efficiency in low mains voltage that is also passed EPA standard requirement which have to change the design concept to increase low mains voltage efficiency that means as below :
Low mains input_90Vac~160Vac : PFC voltage is setting in 250Vdc
High mains input_170Vac~264Vac : PFC voltage is setting in 400Vdc

CHAPTER

1 Introduction.1
1.1 Motivation.3
1.2 Literature review 4
1.3 The article structure 6
2 The Switching Mode Power Supply Topology and Theory 7
2.1 Buck Converter 7
2.2 Buck-boost Converter 10
2.3 Boost Converter 13
2.4 Resonant Converter 16
2.5 Specification of switching mode power supply 19
3 The Principle and Design for DCM PFC 22
3.1 The Mode of operation 22
4 Experiment and Verification 39
4.1 Design sample specification and process 40
4.2 Design Schematic for Two-stage stage PFC application 42
4.3 Test waveforms & result 43
4.4 Conclusion 46
5 Conclusions and Recommendation for Future Studies 48
5.2 Recommendation for future studies49

[1] H. W. Whittington, B. W. Flynn, and D. E. Macpherson, Switched mode power supplies design and structure, Taunton, Somerset, England, Research Studies Press LTD, 1997.

[2] T. Zaitu, T. Ninomiya, M. Shoyama, and H. Tanaka, “PWM-controlled current-mode resonant converter using an active-clamp technique,” in Proc. IEEE PESC’96, pp. 89-93, 1996.

[3] B. Carsten, “Design techniques for transformer active reset circuits at high frequencies and power levels,” in Proc. High Frequency Power Conversion Conf., pp. 235-246. 1990.

[4] B. Andreycak, “Active clamp and reset technique enhances forward converter performance,” in Proc. Unitrode Design Seminar, sec. 3, pp. 1-18, 1994.

[5] I. Batarseh, Power Electronic Circuit, John Wiley & Sons, Inc., USA, 2004.

[6] S. Ang, and A. Oliva, Power-Switching Converters, Taylor & Francis Group., Boca Raton, 2005.

[7] B. Yaakov, “Average simulation of PWM converters by direct implementation of behavioral relationships,” in Proc. IEEE Applied Power Electronics Conference, pp. 510-516, 1993.

[8] R. P. Severns and G. Bloom, Modern DC to DC Switch-mode Converter Circuits, Van Nostrand Reinhold Company, New York, 1985.

[9] M. K. Kazimierczuk, N. Thirunarayan, and S. Shan, “Analysis of series-parallel resonant converter ,” IEEE Trans. Aerospace and Electronic Systems, vol. AES-29, pp. 88-99, Jan. 1993.

[10] F. C. Schwartz, “A method of resonant current pulse modulation in power converters,” IEEE Trans. Power Electronics, Vol. IECI-17, pp 209-221, May 1970.

[11] K. Billings, Switching-mode Power Supply Handbook, McGraw-Hill Company, Singapore, 1999.

[12] E. R. Hnatek, Design of Solid-State Power Supplies, 2d Ed., Van Nostrand Reinhold, New York, 1981.

[13] R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, Kluwer Academic Publishers, USA, 2001

[14] M. Flanagan, Handbook of Transformer Design and Application, McGraw Hill Company, USA, 1993.

[15] X. P. K. Jain, and Yan F. Liu, “A self core reset and zero voltage switching forward converter topology,” IEEE Transaction Power Electronics, Vol. 15, No. 6, pp. 1192-1203, Nov. 2000.

[16] Energy Star Program Requirements for Single Voltage External Ac-Ac and Ac-Dc Power Supplies Eligibility Criteria (Version 2.0) (EPS 2.0 Final Draft )

[17] IEC61000-3-2+A12+A13+Corr.1997 ( Limits for harmonic current emissions of equipment input current up to including 16A per phase. )