臺灣博碩士論文加值系統

在講求綠色能源的今天，因應多樣化的能源輸入而使得多輸入單輸出系統越來越受到重視，也因此並聯系統因為同時具備高輸出驅動能力而被廣泛的應用，在運用並聯輸入系統的時候，最主要會面臨的兩個問題就是因為每組直流轉換器的初始電壓不同而產生的並聯電流誤差，以及輕載時龐大的切換損耗所帶來的效率低落問題。
面對電流不均的問題，最簡單的方法就是運用斜率控制法，但是同時會帶來輸出電壓變動的問題，也因此，本篇論文提出了一正/負斜率補償系統，配合上動態斜率補償的機制，使得在進行均流的同時，輸出電壓可以維持在超過最小額定輸出電壓的準位，並增進輸出電壓的穩定性。
接著，為了增進輕載時的效率，本篇論文提出了一個切換功率損失計算電路，可以根據輸出電流的狀況最佳化並聯輸出的組數，此則為在輕載的時候，由於單組直流電壓轉換器即可供應輸出的電流，此切換功率損失計算電路將調整各組直流電壓轉換器的控制開關，將多餘的直流電壓轉換器關閉，以增進輕載時候的效率，而一旦進入了重載的輸出電流狀況，此電路則會再次調整控制開關，讓系統回復至並聯輸出的模式下，以減少傳導功率損失。換句話說，此正/負斜率補償輸出系統同時可以減少在進行均流時的輸出電壓下降，以及有良好的效率。
實驗結果證明了此電路在輕載的狀況下可以利用控制開關的調整，對於一個供應電壓為5V、操作頻率為5MHz的系統，在輕載的狀況下提升12%的功率，可以等效為每日降低105g的二氧化碳逸散。

The increasing demand of green energy in today’s electronic devices needs multiple input sources to deliver high driving capability to single output. Thus, parallel DC-DC converters are widely used to achieve large driving capability. When using parallel system, the major concern are the uniform current distribution caused by the initial output voltage difference and low efficiency at light loads caused by the large switching loss of each DC-DC converter. Considering the current-sharing issue, the simplest method is the droop technique, which has the drawback of increasing output voltage variation. Thus, the proposed Positive/Negative compensated (PNC) dynamic droop scaling (DDS) technique can effectively reduce the output voltage variation, thereby meeting the requirement of allowable minimum output voltage. Besides, the PNC method enhances the performance of output voltage stability.
Furthermore, the light-load efficiency can be improved by a switching loss calculation (SLC) circuit. Actually, by means of the design of SLC circuit in the PNC-DDS system, it can decide the optimum driving solution according to the loading condition. That is, more than one input source is disabled to reduce the switching loss at light loads. Contrarily, multiple input sources are preferred to reduce the conduction loss at heavy loads. In other words, PNC-DDS system with power management can achieve low drop output voltage for current sharing issue and high efficiency over a wide load range.
Experimental results show the efficiency can be improved approximately 12% at light loads when two input source are regulated at the switching frequency equal to 5MHz and 5V supply voltage while doing the good current sharing. This efficiency improvement is equal to decrease about 105g CO2 wasting per day.

CHAPTER 1 1
INTRODUCTION 1
1.1 THE BENEFIT ABOUT MULTIPLE INPUT SOURCE SINGLE OUTPUT (MISO) SYSTEM 1
1.2 THE INTRODUCTION FOR TWO MAJORLY CURRENT SHARING METHODS 2
1.2.1 Droop Method 3
1.2.2 Active Current-Sharing Method 4
1.2.3 Paralleling control of power system 6
CHAPTER 2 8
THE DYNAMIC DROOP SCALING METHOD 8
2.1 LIMITATION OF CONVENTIONAL DROOP METHOD 8
2.2 Dynamic Droop Scaling Technique 10
2.2.1 Principle of Dual Current Sensing Loop 10
2.2.2 Incremental Output Voltage Loop 12
2.3 The Implementation of DDS Technique 14
2.3.1 High Linearity Transconductor 14
2.3.2 Circuit of Incremental Output Voltage 16
2.4 The voltage variation problem when using the DDS technique 17
CHAPTER 3 19
THE THEORY ABOUT PNC METHOD AND SLC CIRCUIT 19
3.1 THE THEORY ABOUT POSITIVE/NEGATIVE COMPENSATE (PNC) METHOD FOR VOLTAGE COMPENSATE CIRCUIT 20
3.2 ANALYSIS FOR USING PNC METHOD FOR BUCK CONVERTERS 23
3.2.1 ANALYSIS FOR SINGLE BUCK CONVERTER 23
3.2.2 ANALYSIS FOR PARALLEL BUCK CONVERTERS 27
3.3 THE LOSS ANALYSIS ON A MODELED BUCK CONVERTER 30
3.4 THE THEORY ABOUT SWITCHING LOSS CALCULATION (SLC) CIRCUIT 33
CHAPTER 4 36
CIRCUIT IMPLEMENTATIONS AND SIMULATION RESULT 36
4.1 THE WHOLE CIRCUIT BLOCK DIAGRAM 36
4.2 THE CIRCUIT IMPLEMENTATION OF THE TRANSCONDUCTOR 37
4.2.1 The bias current generation circuit 38
4.2.2 The FFVF transconductor 40
4.3 THE CIRCUIT IMPLEMENTATION OF PNC CIRCUIT 42
4.3.1 The winner take all circuit 43
4.3.2 The current comparator circuit 46
4.3.3 The PNC current generation circuit 49
4.4 THE CIRCUIT IMPLEMENTATION OF SLC CIRCUIT 51
4.4.1 The frequency to voltage circuit 53
4.4.2 The frequency to current converter 56
4.4.3 The Logic circuit 59
4.4 THE WHOLE CIRCUIT SIMULATION RESULT 61
CHAPTER 5 63
MEASUREMENT RESULTS AND CONCLUSIONS 63
5.1 MEASUREMENT RESULTS 63
5.2 CONCLUSIONS 68
5.3 FUTURE WORK 69
REFERENCES 70

[1] M.M. Jovanovic, D.E. Crow, Fang-Yi Lieu, “A novel, low-cost implementation of “democratic” load-current sharing of paralleled converter modules,” Power Electronics, IEEE Transactions, pp.604-611, July 1996.
[2] Behzad Razavi, ”Design of Analog CMOS integrated circuit, McGRAW-HILL
[3] B. T. Irving and M. M. Jovanovic, “Analysis design and performance evaluation of droop current-sharing method,” Proc. of IEEE APEC’00, pp. 235-241, 2000.
[4] K. Yao, Kisun Lee, Ming Xu and F.C.Lee, “Optimal design of the active droop control design method for the transient response,” in Proc.IEE APEC,2003, pp.14-20
[5] J. Rajagopalan, K. Xing, Y. Guo, and F.C. Lee, "Modeling and Dynamic Analysis of Paralleled DC/DC Converters with Master/Slave Current Sharing Control", APEC'96 Proc., March 1996, pp. 678-684.
[6] W. Kim, H.S. Choi, B.H. Cho, “A novel droop method for converter parallel operation.” IEEE, Trans. Electronics, 2002, 17(1): pp. 25-32
[7] B. Mammano, “Distributed Power System, ” Unitrode-seminar,1993
[8] Hsin-Hsin Ho, Ke-Horng Chen, Wen-Tsao Chen, “Dynamic Droop Scaling for Improving Current Sharing Performance in a System with Multiple Supplies,” ISCAS, pp.545-548, 2007.
[9] MAX5079 ORing MOSFET Controller with Ultra-Fast 200ns Turn-Off, Maxim, 2005
[10] J. Ram�瀑ez-Angulo, R.G. Carvajal, A. Torralba, J. Gal�鴨, A.P. VegaLeal and J. Tombs, “The Flipped Voltage Follower: a useful cell for low-voltage low power circuit design,” Proc. ISCAS’02, vol. 3, pp.615-618, 2002.
[11] Ke-Horng Chen, Hong-Wei Huang, Sy-Yen Kuo, “Fast-Transient DC–DC Converter with On-Chip Compensated Error Amplifier,” IEEE Trans. Circuit and Systems II, vol. 54, pp. 1050-1054, Dec. 2007.
[12] Yu-Huei Lee, Shih-Jung Wang, Chun-Yu Hsieh, Ke-Horng Chen, “Ratio buck-boost (RBB) converter with feed-forward technique for achieving fast line response,” IEEE PESC, pp. 4070-4075, June. 2008.
[13] Hsin-Hsin Ho, Pin-Chin Huang, Wei-Quan Wu, Ke-Horng Chen, “A frequency compensation scheme for LDO voltage regulators,” IEEE Trans. Circuits Syst. I, vol. 51, no. 6, pp. 1041-1050, Jun. 2004.
[14] Jong-Woo Kim, Bai-Sun Kong, “Low-Voltage Bootstrapped CMOS Drivers With Efficient Conditional Bootstrapping,” IEEE T. Circuits and Systems II, pp. 556-560, June. 2008.
[15] P. Imbertson, N.Mohan, “A novel asymmetrical duty-cycle soft-switching DC-DC converter with lower conduction losses than in hard-switched PWM converters”, Power Electronics, Drives and Energy Systems for Industrial Growth, 1996. pp. 697-700, Jan. 1996.
[16] Eberle, Wilson, Zhiliang Zhang, Yan-Fei Liu, Sen, Paresh, “A simple switching loss model for buck voltage regulators with current source drive,” IEEE PESC, pp. 3780-3786. June. 2008,
[17] Jingquan Chen, D. Maksimovic, R. Erickson, “Buck-boost PWM converters having two independently controlled switches,” IEEE PESC, pp. 736-741, June. 2001.
[18] Robert W. Erickson, Dragan Maksimović, Fundamentals of Power Electronics, 2nd ed., KLUWER ACADEMIC PUBLISHERS, 2001.
[19] Bai-Sun Kong, Dong-Oh Kang, Young-Hyun Jun, “A bootstrapped CMOS circuit technique for low-voltage application,” VLSI and CAD, 1999. ICVC, pp. 289-292, Oct. 1999.
[20] P. E. Allen and D. R. Holberg, “CMOS Analog Circuit Design, 2nd ed.” OXFORD.
[21] D. A. Johns and K. Martin, “Analog Integrated Circuit Design, 1st ed.” New York: Wiley, 1997.
[22] I. Padilla, J. Ramirez-Angulo, R.G. Carvajal, A. Lopez-Martin, “Highly Linear V/I Converter with Programmable Current Mirrors,” IEEE ISCAS, pp. 941-944, May 2007.
[23] S. Vlassis, S. Siskos, “High speed and high resolution WTA circuit,” IEEE ISCAS, pp. 224-227, May. 1999.
[24] J. Ramirez-Angulo, G. Ducoudray-Acevedo, R.G. Carvajal, A. Lopez-Martin, “Low-voltage high-performance voltage-mode and current-mode WTA circuits based on flipped voltage followers,” IEEE Trans. Circuits and System. II, pp. 420-423, July. 2005.
[25] S. Khucharoensin, V. Kasemsuwan, “Robust high-speed low input impedance CMOS current comparator,” IEEE MWSCAS, pp. 93-96, July 2004.
[26] A. Djemouai, M.A. Sawan, M. Slamani, “New frequency-locked loop based on CMOS frequency-to-voltage converter: design and implementation,” Circuits and Systems II: Analog and Digital Signal Processing, pp. 441-449, May 2001.