臺灣博碩士論文加值系統

在現今的綠能源與大電力系統中，功率因素校正控制器變的越來越受重視。主要原因是功率因素校正控制器可以顯著的降低系統總諧波失真並且提高系統使用效率。而功率因素校正控制器主要都利用在離線式的電源供應器，其用來調節輸入電流，使輸入電流與電壓呈現一個同相位的波形。利用此特性，可以使交流訊號源充分的增加與提供實功率到系統上面。
在此篇論文中，首先提出了一個擾動式導通時間的技術，此技術主要應用在功率因素校正控制器上，此技術不但可以有效的抑制總諧波失真的問題，並且可以有效的改善功率因素。除此之外，更提出了一個可以遮蔽時間的控制方法，此方法主要是用來調整控制開關的最小關閉時間。此遮蔽時間的控制方法可以有效的改善效率，即使在一個很低的交流輸入電壓。此全積體化的功率因素校正控制器已使用台灣積體電路製造股份有限公司點五微米的800伏特超高壓製程實現。此晶片可以達到僅6%的低總諧波失真，與高達99%的功率因素，並且在輸出功率90瓦特的時候可以達到95%的高轉換效率。
第二，介紹了一個可以自動負載偵測的技術，此技術主要應用在交錯式功率因素校正器上，此方法可以使應用在寬輸出功率範圍的交錯式功率因素校正器達到一個高效率的輸出。交錯式功率因素校正器的主要優點不但有著較小的輸出漣波，並且有著較小的輸入輸出濾波器，在加上了自動負載偵測的技術之後，可以在較低輸出負載時自動降低切換損失來達到改善效率的功能，因此可以廣泛的應用在手持電子的變壓器上。此自動負載偵測的技術可以自動偵測輸入電壓與導通時間來計算出輸出功率的使用狀態來降低切換損失，利用此機制，可以在較低輸出負載的時候完全關閉附屬通道來達到提升效率的功能。因此臨界導通模式控制可以在較低與較高的輸出負載中同時提供高輸出功率與高轉換效率。此測試電路已經在台灣積體電路製造股份有限公司點五微米的800伏特超高壓製程被製造，此全積體化的交錯式功率因素校正器可以提供一個180瓦特之高功率輸出，並且在極寬的負載變動範圍中皆可以達到92%以上的轉換效率。

The power factor correction (PFC) controller is more popular in today’s green power mainstream for improving power utilization efficiency. The power factor correction shapes the input current of off-line power supplies to increase the real power available from the AC source.
First, the proposed perturbation on-time (POT) technique suppresses total harmonic distortion (THD) and thus improves the power factor (PF) in the power factor correction (PFC) controller. Besides, the adaptive controls of the minimum off-time by the proposed inhibit time (IT) control can improve efficiency even at low AC input voltage. Therefore, highly integrated PFC converter fabricated in the TSMC 800-V ultrahigh voltage process can achieve low THD of 6%, high power factor (PF) of 99%, and high efficiency of 95% at the output power of 90W.
Second, the proposed automatic loading detection (ALD) technique keeps high efficiency in interleaving PFC over a wide load range. With the advantages of small input/output filter and output ripple in the interleaving mechanism, the improved efficiency by the ALD technique at light loads due to reduced switching loss can be widely used in the adapter of portable electronics. The ALD technique can calculate the power by the detection of peak input voltage to reduce the switching loss since the slave channel can be completely turned off for power saving at light loads. Therefore, the boundary control mode (BCM) control can simultaneously provide high power and keep high conversion efficiency both at light and heavy loads. The highly integrated PFC controller fabricated in TSMC 800V UHV process shows high efficiency of 92% over a wide output power of 180 W.

Chapter 1 Introduction 1
1.1 Background 1
1.2 Specification of the Harmonic Limitation 4
1.3 Motivation 6
1.4 Thesis Organization 7
Chapter 2 Fundamental of the PFC 8
2.1 Definition of THD and PF 8
2.1.1 THD 8
2.1.2 PF 10
2.2 Properties of the Ideal Rectifier 11
2.3 Realization of a Near-Ideal Rectifier 15
2.4 Classification 17
2.5 BCM Control of the Current Waveform 18
2.6 The Waveform of Interleaving BCM Boost PFC Controller 22
Chapter 3 Perturbation On-time (POT) Technique in PFC Controller for Low Total Harmonic Distortion and High Power Factor 25
3.1 Introduction 25
3.2 The Design Concept Based on the PF and the THD 28
3.3 Proposed PFC Controller with the POT and the IT Technique 33
3.3.1 The POT technique 33
3.3.2 The inhibit time (IT) control 40
3.3.3 The system stability 40
3.4 Circuit Implementation 41
3.4.1 The POT technique circuit 41
3.4.2 The inhibit time (IT) control circuit 44
3.4.3 The NNV-ZCD circuit 45
3.4.4 The UHV start-up circuit 49
3.4.5 The spike-free circuit 50
3.4.6 Reference Voltage 52
3.4.7 The Driver circuit 53
3.5 Experiment Results 55
3.6 Conclusion 67
Chapter 4 Automatic Loading Detection (ALD) Technique for 92% High Efficiency Interleaving PFC Over a Wide Output Power of 180W 68
4.1 Introduction 68
4.2 Interleaving PFC Controller with the ALD Technique 71
4.3 Circuit Implementation 76
4.3.1 The peak detection circuit 76
4.3.2 ALD circuit 77
4.4 Experiment Results 79
4.5 Conclusion 83
Chapter 5 Conclusions and Future Works 84
5.1 Conclusions 84
5.2 Future Works 85

[1] “Power Factor Correction Basics” Fairchild application note 42047.
[2] J. Sebastian, M. Jaureguizar, and J. Uceda, “An overview of power factor correction in single-phase off-line power supply systems,” 20th International Conference o Industrial Electronics, Control and Instrumentation, (IECON), pp. 1688-1693, Sep. 1994.
[3] A. Fernandez, J. Sebastian, M. M. Hernando, P. Villegas, and J. Garcia, “Helpful hints to select a power-factor-correction solution for low- and medium-power single-phase power supplies,” IEEE Trans. Industrial Electronics, vol. 52, no. 1, pp. 46-55, Feb. 2005.
[4] J. Sun and M. Chen, “Nonlinear Average Current Control UsingPartial Current Measurement,” IEEE Trans. Power Electronics, vol. 23, no. 4, pp. 1641-1648, July. 2008.
[5] N. Mohan, T. M. Undeland, and W. P. Robbins, Power Electronics: Converters, Applications, and Design, 3rd ed., Wiley, 2002.
[6] R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, 2nd ed., Norwell, MA: Kluwer Academic Publishers, 2001.
[7] M. O’Loughlin, “350W, Two Phase Interleaved PFC Pre-regulator Design Review,” Texas Instrument Literature Number SLUA369, 2006.
[8] H. Choi, “Design Consideration for Interleaved Boundary Conduction Mode PFC using FAN9611,” Application Note AN6086 of Fairchild Semiconductor, Jun. 2008.
[9] L. Huber, B. T. Irving, and M. M. Jovanović, “Open-loop control methods for interleaved DCM/CCM boundary boost PFC converters,” IEEE Trans. Power Electronics, vol. 23, no. 4, pp. 1649-1657, Jul. 2008.
[10] L. Huber, B. T. Irving, C. Adragna, and M. M. Jovanović, “Implementation of Open-Loop Control for Interleaved DCM/CCM Boundary Boost PFC Converters,” IEEE Applied Power Electronics Conf. (APEC), Feb. 2008, pp. 1010-1016.
[11] C. A. Canesin and I. Barbi, “Analysis and design of constant-frequency peak-current-controlled high-power-factor boost rectifier with slope compensation,” IEEE Applied Power Electronics Conf. (APEC), pp. 807-813, Mar 1996.
[12] J. W. Kim, S. M. Choi, and K. T. Kim, “Variable on-time control of the critical conduction mode boost power factor correction converter to improve zero-crossing distortion,” Power Electronics and Drives Systems, vol. 2, pp. 1542–1546, Nov 2005.
[13] Y.-S. Roh, Y.-J. Moon, J.-C. Gong, and C. Yoo, “Active Power Factor Correction (PFC) Circuit With Resistor-Free Zero-Current Detection,” IEEE Trans. Power Electronics, vol.26, no.2, pp. 630-637, Feb. 2011.
[14] Y. Wang, Y. Zhang, Q. Mo, M. Chen, and Z. Qian, “An improved control strategy based on multiplier for CRM flyback PFC to reduce line current peak distortion,” IEEE Energy Conversion Congress and Exposition, (ECCE), pp. 901-905, Sept. 2010.
[15] “Design of Power Factor Correction Circuit Using FAN7527B,” Fairchild application note AN4121.
[16] J.-S. Lai and D. Chen, “Design Consideration for Power Factor Correction Boost Converter Operating at the Boundary of Continuous Conduction Mode and Discontinuous Conduction Mode,” IEEE Applied Power Electronics Conf. (APEC), pp. 267–273, Mar 1993.
[17] K. Yao, X. Ruan, X. Mao, and Z. Ye, “Variable-Duty-Cycle Control to Achieve High Input Power Factor for DCM Boost PFC Converter,” IEEE Trans. Industrial Electronics, vol.58, no.5, pp.1856-1865, May 2011.
[18] Power Factor Correction Handbook, ON Semiconductor, Phoenix, AZ, Sep. 2007.
[19] P. Preller, “A controller family for switch mode power supplies supporting low power standby and power factor correction,” Infineon Technol. AG, Munich, Germany, Appl. Note AN-TDA 1684X, Jun. 2000.
[20] J. Sebastian, J. A. Cobos, J. M. Lopera, and J. Uceda, “The determination of the boundaries between continuous and discontinuous modes in PWM dc-to-dc converters used as power factor preregulators,” IEEE Trans. Power Electronics, vol. 10, no. 5, pp. 574–582, Sept. 1995.
[21] D. S. L. Simonetti, J. L. F. Vieira, and G. C. D. Sousa, “Modeling of the high-power factor discontinuous boost rectifier,” IEEE Trans. Industrial Electronics, vol. 46, no. 4, pp. 788–795, Aug. 1999.
[22] A. Abramovitz, “Effect of the ripple current on power factor of CRM boost APFC,” in Proc. CES/IEEE Int. Power Electron. Motion Control Conf. (IPEMC), Aug. 2006, pp. 1412–1415.
[23] M. M. Jovanovi´c and Y. Jang, “State-of-the-art, single-phase, active power-factor-correction techniques for high-power applications—An overview,” IEEE Trans. Industrial Electronics, vol. 52, no. 3, pp. 701–708, Jun. 2005.
[24] J. Zhang, J. Shao, F. C. Lee, and M. M. Jovanovi´c, “Evaluation of input current in the critical mode boost PFC converter for distributed power systems,” IEEE Applied Power Electronics Conf. (APEC), pp. 130–136, Feb. 2001.
[25] K. De Gusseme, D. M. Van de Sype, A. P. M. Van Den Bossche, and J. A. Melkebeek, “Input-current distortion of CCM boost PFC converters operated in DCM,” IEEE Trans. Industrial Electronics, vol. 54, no. 2, pp. 858–865, Apr. 2007.
[26] D. S. Schramm and M. O. Buss, “Mathematical analysis of a new harmonic cancellation technique of the input line current in DICM boost converters,” IEEE Power Electron. Spec. Conf. (PESC), May. 1998, pp. 1337–1343.
[27] R. Redl, “Reducing distortion in boost rectifiers with automatic control,” IEEE Applied Power Electronics Conf. (APEC), pp. 74–80, Feb. 1997.
[28] K. H. Liu and Y. L. Lin, “Current waveform distortion in power factor correction circuits employing discontinuous-mode boost converters,” IEEE Power Electron. Spec. Conf. (PESC), Jun. 1989, pp. 825–829.
[29] C. Y. Bernd and R. Liang, “Power Factor Correction with Reduced Total Harmonic Distortion,” United States Patent 6,128,205, Oct 3, 2000.
[30] L. Huber, B.T. Irving, and M. M. Jovanovic, “Effect of Valley Switching and Switching-Frequency Limitation on Line-Current Distortions of DCM/CCM Boundary Boost PFC Converters,” IEEE Trans. Power Electronics, vol. 24, no. 2, pp. 339–347, Feb. 2009.
[31] Y. Panov and M. M. Jovanovi´c, “Adaptive off-time control for variable-frequency, soft-switched flyback converter at light loads,” IEEE Trans. Power Electronics, vol. 17, no. 4, pp. 596–603, July 2002.
[32] W. Langeslag, R. Pagano, K. Schetters, A. Strijker, and A. Zoest, “VLSI design and application of a high-voltage-compatible SoC-ASIC in bipolar CMOS/DMOS technology for AC-DC rectifiers,” IEEE Trans. Industrial Electronics, vol. 54, no. 5, pp. 2626–2641, Oct. 2007.
[33] B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, 2001.
[34] D. A. Johns, K. Martin, Analog Integrated Circuit Design, John Wiley & Sons, Inc. 1997.
[35] S. F. Lim and A. M. Khambadkone, “A Simple Digital DCM Control Scheme for Boost PFC Operating in Both CCM and DCM,” IEEE Trans. Industry Applications, vol.47, no.4, pp.1802-1812, July-Aug. 2011.
[36] J.-W. Shin, B.-H. Cho, and J.-H. Lee, “Average current mode control in digitally controlled discontinuous-conduction-mode PFC rectifier for improved line current distortion,” IEEE Applied Power Electronics Conf. (APEC), pp.71-77, March. 2011.
[37] R. Y. Su, F. J. Yang, J. L. Tsay, C. C. Cheng, R. S. Liou, and H. C. Tuan, “State-of-the-art device in high voltage power ICs with lowest on-state resistance,” 2010 IEEE International Electron Devices Meeting (IEDM), pp. 20.8.1-20.8.4, Dec. 2010.
[38] W.-R. Liou, M.-L. Yeh, and Y. L. Kuo, “A High Efficiency Dual-Mode Buck Converter IC For Portable Applications,” IEEE Trans. Power Electronics, vol. 23, no. 2, pp. 667-677, Mar. 2008.
[39] J.-C. Tsai, T.-Y. Huang, W.-W. Lai, and K.-H. Chen, “Dual Modulation Technique for High Efficiency in High-Switching Buck Converters Over a Wide Load Range,” IEEE Trans. Circuits and Systems I, vol. 58, no. 7, pp. 1671-1680, July 2011.
[40] X. Xu, W Liu, and A. Q. Huang, “Two-Phase interleaved critical mode PFC boost converter with closed loop interleaving strategy,” IEEE Trans. Power Electronics, vol. 24, no. 12, pp. 3003-3013, Dec. 2009.
[41] L. Huber, B. T. Irving, and M. M. Jovanović, “Review and stability analysis of PLL-based interleaving control of DCM/CCM boundary boost PFC converters,” IEEE Trans. Power Electronics, vol. 24, no. 8, pp. 1992-1999, Aug. 2009.
[42] L. Huber, B. T. Irving, and M. M. Jovanović, “Closed-Loop Control Methods for Interleaved DCM/CCM Boundary Boost PFC Converters,” IEEE Applied Power Electronics Conf. (APEC), Feb. 2009, pp. 991-997.
[43] X. Xu, and A. Huang, “A Novel Closed Loop Interleaving Strategy of Multiphase Critical Mode Boost PFC Converters,” IEEE Applied Power Electronics Conf. (APEC), Feb. 2008, pp. 1033-1038.
[44] B. Lu, “A Novel Control Method for Interleaved Transition Mode PFC,” IEEE Applied Power Electronics Conf. (APEC), Feb. 2008, pp. 697-701.
[45] J. R. Tsai, T. F. Wu, C. Y. Wu, Y. M. Chen, and M. C. Lee, “Interleaving phase shifters for critical-mode boost PFC,” IEEE Trans. Power Electronics, vol. 23, no. 3, pp. 1348-1357, May. 2008.