臺灣博碩士論文加值系統

本論文之主要目的為發展一具有中性點電壓控制的三階變頻器。本文提出新的脈波寬度調變方法來控制中性點電壓平衡且並與已存在方法做比較。將原本電壓向量所圍繞出的四個區塊劃分成為六個區塊，並只回授上下電容電壓並配合空間向量調變法則，實驗比較結果顯示六個區塊能更有效的降低輸出電壓總諧波失真量。
本文利用Matlab® -Simulink®及所建立之控制理論完成系統模擬，模擬完成後即與實作系統結合，實作部分採用數位訊號處理器（TMS320LF2407A）作為主控核心，並且以三相感應馬達為負載，以電壓空間向量調變（Space Vector Modulation, SVM）技術，藉此控制變頻器12組控制訊號。並利用回授上下電容電壓差與控制因子，來補償中性點電壓偏移的問題，經模擬與實驗結果顯示能有效的控制中性點電壓平衡，驗證出本文控制方法的可行性。

The purpose of this thesis is to develop the control technique for three-level inverter. In this thesis a new pulse-width modulation technique is proposed which provides voltage balance between two DC-link capacitors while reducing the harmonic contents as compared to the existing method. The presented technique is to divide the reference voltage vector into six regions rather than four regions for conventional method. The presented method requires voltage sensor only and can be realized based upon space vector modulation.
The presented technique is verified by both simulation and experimental results. The simulation results are derived from Matlab®/Simulink® software. And the experimental results are derived from an induction drive controlled by digital signal processor. It will be shown that the simulation results agree with experimental results very well and confirming the performance of the presented control technique for three-level inverter.

中文摘要 i
英文摘要 ii
誌謝 iii
目錄 iv
表目錄 vi
圖目錄 vii
第一章 緒論 1
1.1 研究動機 1
1.2 研究目的 1
1.3 論文大綱 2
第二章 三階變頻器架構介紹 4
2.1二階變頻器 4
2.2三階變頻器 5
2.2.1二極體箝位式 5
2.2.2飛輪電容式 8
2.2.3串接橋式 11
第三章 三階變頻器脈波寬度調變技術原理 13
3.1 正弦波寬度調變技術 13
3.2 空間向量波寬調變技術 14
3.2.1 參考座標轉換 15
3.2.2 空間向量之波寬調變原理 16
3.2.3 空間向量之維持時間計算 19
3.3 選擇性諧波消除調變技術 22
第四章 控制中性點電壓平衡策略 26
4.1中性點電壓平衡分析 26
4.2控制策略 31
4.2.1 方法1 32
4.2.2 方法2 34
4.3模擬結果 36
4.3.1 電容電壓不平衡 36
第五章 實驗系統與結果 44
5.1 功能介紹 44
5.1.1 一般功能計時器 44
5.1.2 比較單元 46
5.1.3 脈波寬度調變產生器結合比較單元 47
5.1.4 類比/數位轉換單元 48
5.2 軟體程式規劃 49
5.2.1 區塊判別 49
5.2.2 開關之執行週期計算 50
5.2.3 脈波寬度調變波形產生 51
5.2.4 盲帶時間保護 52
5.2.5 程式流程圖 53
5.3 硬體架構 55
5.3.1 驅動電路與輔助電源 56
5.3.2 電壓回授電路 57
5.3.3 功率級板 58
5.4 實驗結果 58
5.4.1 中性點電壓之量測結果 60
5.4.2 馬達頻率10 Hz之量測結果 65
5.4.3 馬達頻率20 Hz之量測結果 67
5.4.4 馬達頻率30 Hz之量測結果 69
5.4.5 馬達頻率40 Hz之量測結果 71
5.4.6 馬達頻率50 Hz之量測結果 73
5.4.7 馬達頻率60 Hz之量測結果 75
第六章 結論與建議 77
6.1結論 77
6.2建議 77
參考文獻 79
附錄A 實作電路照片 83
附錄B 電壓總諧波失真量測數據 84
作者簡介 85

[1]H. P. Krug, T. Kume and M. Swamy, “Neutral-point clamped three-level general purpose inverter-features, benefits and applications,” Proc. of IEEE APEC, Vol. 1, pp. 323-328, Feb. 2004.
[2]D. H. Kim, D. W. Kang. Y. H. Lee and D. S. Hyun, “The analysis and comparison of carrier-based PWM methods for 3-level inverter,” Proc. of IEEE IECON, Vol. 2, pp. 1316-1321, Oct. 2000.
[3]J. Holtz and N. Oikonomou, “Neutral point potential balancing algorithm at low modulation index for three-level inverter medium voltage drives,” Conf. Record of IEEE IAS, Vol. 2, pp. 1246-252, Oct. 2005.
[4]J. H. Seo. and C. H. Choi, “Compensation for the neutral-point potential variation in three-level space vector pwm,” Proc. of IEEE APEC, Vol. 2, pp. 1135-1140, March 2001.
[5]N. Celanovic and D. Boroyevich, “A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters,” IEEE Trans. on Power Electronics, Vol. 15, No. 2, pp242 - 249, March 2000.
[6]D. W. Kang, W. K. Lee and D. S. Hyun, “Carrier-rotation strategy for voltage balancing in flying capacitor multilevel inverter,” IEE Proc. Electrical Power Application, Vol. 151, No. 2, pp. 239-248, March 2004.
[7]K. A. Corzine and X. Kou, “Capacitor voltage balancing in full binary combination schema flying capacitor multilevel inverter,” IEEE Power Electronics Letters, Vol. 1, No. 1, pp. 2-5, March 2003.
[8]L. M. Tolbert, F. Z. Peng and T. G. Habetler, “Multilevel converters for large electric drives,” IEEE Trans. on Industry Application, Vol. 35, No. 1, pp. 36-44, 1999.
[9]K. A. Corzine, M. W. Wielebski, F. Z. Peng and J. Wang, “Control of cascaded multilevel inverter,” IEEE Trans. on Power Electronics, Vol. 19, No. 3, May 2004.
[10]Y. S. Lai and F. S. Shyu, “Topology for hybrid multilevel inverter,” IEE Proc. of Electric Power Application, Vol. 149, No. 6, Nov. 2002.
[11]M. D. Manjrekar and T. A. Lipo, “A hybrid multilevel inverter topology for drive application,” Proc. of IEEE APEC, pp. 523-529, 1998.
[12]Q. Song, W. Liu, Q. Yu, X. Xie and Z. Wang, “A neutral-point potential balancing algorithm for three-level NPC inverters using analytically injected zero sequence voltage,” Proc. of IEEE APEC, Vol. 1, pp. 228-233, Feb. 2003.
[13]K. R. M. N. Ratnayake, Y. Murai and T. Watanabe, “Novel carrier pwm scheme to control neutral point voltage fluctuation in three-level voltage source inverter,” IEEE International Conference on Power Electronics, pp. 663-667, July 1999.
[14]C. K, Lee, Y. R. Hui, S. H. Chung and Y. Shrivastava, “A randomized voltage vector switching scheme for three-level power inverter ,” IEEE Trans. on Power Electronics, Vol. 17, No. 1, Jan. 2003.
[15]A. R. Bakhshai, H. R. Saligheh Rad and G. Joos, “Space vector modulation based on classification method in three-phase multi-level voltage source inverters,” Conf. Record of IEEE IAS, Vol. 1, pp. 597-602, Sept./Oct. 2001.
[16]Y. Sahali and M. K. Fellah, “Selective harmonic eliminated pulse-width modulation technique (she pwm) applied to three-level inverter/converter,” Proc. IEEE ISIE, Vol. 2, pp. 1112-1117, June 2003.
[17]徐福三，多階變頻器系統的研製，碩士論文，國立台北科技大學電機與能源研究所，民國九十年六月。
[18]J. H. Seo, C. H. Choi and D. S. Hyun, “A new simplified space-vector pwm method for three-level inverters,” IEEE Trans. on Power Electronics, Vol. 16, No.4, pp.545-550, July 2002.
[19]C. Newton and M. Sumner, “Neutral Point Control for Multi-Level Inverters theory, design and operational limitation,” Conf. Record of IEEE IAS, Vol. 2, pp. 1336-1343, Oct. 1997.
[20]D. W. Kang, W. K. Lee and D. S. Hyun, “Simple control strategy for balancing the dc-link voltage of neutral-point-clamped inverter at low modulation index,” IEE Proc. Electrical Power Application, Vol. 151, No. 5, pp. 569-575, Sept. 2004.
[21]賴炎生、張奕然，「高功率變頻器」，電機月刊，第九卷，第一期，1999，第120~126頁。
[22]劉昌煥編著，交流電機控制，東華書局股份有限公司，民國九十二年五月二版。
[23]A. Nabae, I. Takahashi and H. Akagi, “A new neutral point clamped pwm inverter,” IEEE Trans. on Industry Application, Vol.17, No. 5, pp. 518-523, Sep./Oct. 1981.
[24]Y. H. Lee, B. S. Suh and D. S. Hyun, “A novel PWM scheme for a three-level voltage source inverter with GTO thyristors,” IEEE Trans. on Industry Application, Vol. 32, No. 2, pp. 260-268, March/April, 1996.
[25]賴炎生、徐福三，「中壓多階變頻器的正弦波脈波寬度調變技術探討」，電機月刊，第十二卷，第一期，2002，第166~175頁。
[26]H. W. van der Broeck, H. C. Skudelny and G. V. Stanke, “Analysis and realization of a pulse width modulator based on voltage space vectors,” IEEE Trans. on Industry Application, Vol. 24, No. 1, pp. 142-150, 1988.
[27]B. S. Suh and D. S. Hyun, “A new n-level high voltage inversion system,” IEEE Trans. on Power Electronics, Vol. 44, No. 1, pp. 107-115, 1997.
[28]P. N. Enjeti and R. Jakkli, “Optimal power control strategies for neutral point clamped (NPC) inverter topology,” IEEE Trans. on Industry Application, Vol. 28, No. 3, pp. 558-566, May/June, 1992.
[29]M. Benghanem, A. Draou and A. Tahri, “Harmonics elimination technique applied to an npc topology three level inverter used as static var compensator,” Proc. of IEEE IECON, Vol. 1, pp. 526-531, Nov, 2002.
[30]杜昌隆，以FPGA為基礎之三階變頻器研究，碩士論文，國立交通大學電機與控制工程系，民國八十七年。
[31]王智麟，以DSP為基礎三階變頻器之研製 ，碩士論文，國立交通大學電機與控制工程系，民國八十八年。
[32]W. Yao, Z. Lu, W. Fei, Z. Qiao, Y. Gu and M. Zheng, “Three-level svpwm method based on two level pwm cell in dsp,” Proc. of IEEE APEC, Vol. 3, pp. 1720-1724, 2004.
[33]Texas Instruments, TMS320LF/LC240xA DSP Controllers Reference Guide, Dec. 2001.
[34]新華電腦編著，DSP從此輕鬆跑TI DSP 320LF2407A，台北縣：台科大圖書股份有限公司，民國九十二年十月初版。
[35]新華電腦編著，TI DSP LF 2407A & Motor Run，台北縣：台科大圖書股份有限公司，民國九十二年十月初版。