臺灣博碩士論文加值系統

摘要
在目前無線通訊技術系統快速發展之下，研發低成本、高效能、低功耗之無線射頻積體電路日益迫切。過去，因其在高頻的高效能之原因，射頻前端電路多採用矽鍺（Silicon Germanium；SiGe）BiCMOS為主流製程，然而隨著標準CMOS製程技術日趨成熟，目前採用此製程之比重已逐年提高，預計在2009年時，將約有40％的射頻收發機電路改採CMOS製程技術。由於CMOS製程早已導入基頻晶片多年，若是射頻電路也採用相同製程，將有助於晶片之整合，在成本降低、整合度提高之驅動下，將掀起無線通訊市場之另一波成長；另外，在手持行動裝置中，因射頻前端電路為最耗電之其中一部分，使得電源供應無法長效使用，尤其在輕薄短小之目標下，功耗問題往往限制了其應用發展，因此，研發更具成本效益的電路同時達到低功耗的目的，將是迫於解決的問題。本篇論文的研究焦點著重於降低電壓控制振盪器其供應電壓及功率消耗之設計，同時在低功耗程度維持一定的相位雜訊水準。利用傳統交叉對耦式的架構，以最少疊接級數中增加一對NMOS平行於電感電容共振腔，其提供的寄生電容Cgs、Cgd與交叉對耦電晶體產生額外負電導，此負電導與等效電容可有效降低相位雜訊，另外，我們在此NMOS之基體端加上偏壓，此一步驟將與可變電容器產生共軛壓差，進而降低共模雜訊，同時，因此NMOS以閘極端連接共振腔，故不增加額外壓降及直流功耗，使在最少疊接級數中能將電壓完全供應給後級的交叉對耦電晶體，達到低電壓、低功耗目的。由量測結果(TSMC 0.18-μm 1P6M CMOS 製程)，在距離中心頻率1-MHz相位雜訊為-112.24dBc/Hz。此設計的供應電壓為0.51V，消耗功率為1　mW，其工作頻率為3.3GHz，晶片面積為0.61(μm)×0.76(μm)。

Abstract
As the advancement of wireless communication system growing rapidly. Development of radio frequency (RF) integrated circuits in low cost, high performance and low power consumption is more and more imminently. In the past, the RF front-end circuits are made by SiGe BiCMOS process technologies due to its high performance in high frequency. However, with the standard CMOS process technology getting proficient, RF front-end circuits made by CMOS process are more and more popular. As far as the actual applications are concerned, the RFICs are power-hungry devices which cause the battery life time could not be extended effectively. The problem of power consumption further restricts the applications in wireless electronic devices, especially in the demands of light, thin, short and small devices. Therefore, development of RFIC more efficient in cost and low power consumption is an emergent issue to solve. This thesis focuses on the design of low supply voltage and low power consumption and maintains comparable level of phase noise simultaneously. Using a conventional NMOS cross-coupled LC-VCO architecture which has the least stages stacked in vertical could be reduced the supply voltage. By adding a proposed NMOS pair which paralleled the LC-tank, the parasitic capacitances Cgs, Cgd of the proposed NMOS pair generate an additional negative conductance, as a result, the phase noise can be degrade effectively in low power, low supply voltage operation level. Besides, the bodies of proposed NMOS pair are biased, which generate an opposite voltage drop as compared with varactors. As a result, the common mode noise is reduced. Eventually, the goals of low power consumption and low supply voltage can be achieve due to most of the supply voltage feed the cross-couple NMOS and the added NMOS pair take no voltage drop. The proposed low voltage, low power LC-VCO is implemented by TSMC 0.18-μm 1P6M CMOS process. With only 0.51 V bias, the power consumption of the proposed LC-VCO is 1 mW. The phase noise is -112.24 dBc/Hz from 1 MHz offset frequency at 3.3GHz and the chip size of 0.61 (μm) × 0.76 (μm).

Table of Contents

Abstract (Chinese)...............Ⅰ
Abstract (English)...............Ⅲ
Acknowledgement..................Ⅴ
Table of Contents................Ⅵ
List of Tables...................Ⅷ
List of Figures..................Ⅸ

Chapter 1 Introduction 1

1.1 Background and Problems…………………1
1.2 Related Works and Motivation………… 3
1.3 Thesis Organization………………………4

Chapter 2 Basics of Voltage Controlled Oscillator (VCO) 5

2.1 Fundamental Characteristics of LC VCO……………5
2.2 LC Tank……………………………………………………8
2.3 Phase Noise………………………………………………9
2.3.1 Leeson’s Model……………………………………………10
2.3.2 Hajimiri Model……………………………………………13


Chapter 3 Advanced Design of Related Works 16

3.1 Basic CMOS LC VCO Topologies………………………16
3.2 Related CMOS LC VCO Issues…………………………19

Chapter 4 Design of a Fully Integrated Low Voltage Low Power CMOS LC VCO 24

4.1 Introduction……………………………………………24
4.2 Low Voltage and Low Power LC VCO……………………26
4.3 Design and Analysis of the Proposed LC VCO ……28
4.3.1 Negative Conductance Enhancement……………………28
4.3.2 Common Mode Noise Reduction…………………………33
4.4 Simulated result………………………………………35
4.5 Measured results…………………………………38

Chapter 5 Conclusions 43

References……………………………………………………44

REFERENCES
[1] IEEE 802.16e/D12-2005, “IEEE Standard for Local and Metropolitan Area Networks - Part 16: Air Interface for Fixed Broadband Wireless Access Systems - Amendment for Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands,” October. 2005.
[2] D. B. Lesson, “A simple model of feedback oscillator noise spectrum,” Proc. IEEE, vol. 54, pp. 329-330. Feb. 1966.
[3] Yi Lin, K.H. To, J. S. Hamel, and W. M. Huang “Fully Integrated 5GHz CMOS VCOs with On Chip Low Frequency Feedback Circuit for 1/f Induced Phase Noise Suppression,” Solid-State Circuits Conference, pp. 551-554, Sept 2002.
[4] Jishnu, Bhattacharjee, Debanjan Mukherjee, Edward Gebara, Sebastien Nuttinck and Joy Laskar, “A 5.8 GHz Fully Integrated Low Power Low Phase Noise CMOS LC VCO for WLAN Applications,” 2002 IEEE MTT-S Digest, pp. 585-588, 2002.
[5] Hjijung Kim, Seonghan Ryu, Yujin Chung, Jinsung Choi, and Bumman Kim, “A low phase noise CMOS VCO with harmonic tuned LC tank,” IEEE Trans. Microw. Theory Tech., vol. 54, no. 7, pp. 2917-2924, July 2006.
[6] N. J. Oh and S. G. Lee, “Current reused LC VCOs,” IEEE Microw. Wireless Compon. Lett., vol. 15, no. 11, pp. 736–738, Oct. 2005.
[7] Y.-H. Chuang, S.-L. Jang, S.-H. Lee, R.-H. Yen, and J.-J. Jhao, “5-GHz Low Power Current-Reused Balanced CMOS Differential Armstrong VCOs,” IEEE Microw. Wireless Compon. Lett., vol. 17, no. 2, pp. 139–141, Feb. 2007.
[8] A. Hajimiri and T. H. Lee, “A general theory of phase noise in electrical oscillator,” IEEE J. Solid-State Circuits, vol.33, pp. 179-194, Feb. 1998.

[9] B. Razavi, "RF Microelectronics," Upper Saddle River, NJ: Prentice Hall, 1997.
[10] A. Hajimiri, T. Lee, "Design Issues in CMOS Differential LC Oscillators," IEEE J. Solid-State Circuits, vol. 34, pp. 717-724, May 1999.
[11] N. H. W. Fong, J. O. Plouchart, N. Zamdmer, D. Liu, L. F.Wagner, and N. G. Tarr, “A 1-V 3.8–5.7-GHz wide-band VCO with differentially tuned accumulation MOS varactors for common-mode noise rejection in CMOS SOI technology,” IEEE Trans. Microw. Theory Tech., vol. 51, no. 8, pp. 1952–1959, Aug. 2003.
[12] H. Moon, S. Kang, Y. T. Kim, and K. Lee, “A fully differential LC-VCO using a new varactor control structure,” IEEE Microw. Wireless Compon. Lett., vol. 14, no. 9, pp. 410–412, Sep. 2004.
[13] Theerachet Soorapanth, C. Patrick Yue, Derek K. Shaeffer, Thomas H. Lee, and S. Simon Wong, “Analysis and optimization of accumulation-mode varactor for RFICs, ” in IEEE Symposium on VLSI Circuits Digest of Technical Papers, New York, NY, June 1998, pp. 32-33.
[14] Babk Soltanian and Peter R. Kinget, “Tail current-shaping to improve phase noise in LC voltage-controlled oscillators,” IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1792–1802, Aug. 2006.
[15] Giuseppe De AStis, David Cordeau, Jean-Marie Paillot, and Lucian Dascalescu, “A 5-GHz fully integrated full PMOS low-phase-noise LC-VCO,” IEEE J. Solid-State Circuits, vol. 40, no. 10, pp. 2087–2091, Oct. 2005.
[16] M. A. Margarit, J. L. Julian Tham, R. G. Meyer, and M. J. Deen, “A low noise, low-power VCO with automatic amplitude control for wireless applications,” IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 761–771, Jun. 1999.
[17] K. O. Kenneth, N. Park, and D. J. Yang, “1/f noise of nMOS and pMOS transistors and their implications to design of voltage controlled oscillators,” in IEEE Radio Frequency Integrated Circuit Symp. Dig., Jun. 2002, pp. 59–62.
[18] M. Danesh, J. R. Long, R. A. Hadaway, and D. L. Harame, “A Q-factor enhancement technique for MMIC inductors,” in IEEE Int. Microwave Symp. Dig., vol. 1, Jun. 1998, pp. 183–186.
[19] S. Yun, S. Shin, H, Chol, S. Lee, "A 1 nW Current-Resue CMOS Differential LC-VCO with Low Phase Noise," IEEE International Solid-State Circuits Conf., pp. 540-542, Feb. 2005.
[20] KaChun Kwok and Howard C. Luong, “Ultra-Low-Voltage High-Performance CMOS VCOs Using Transformer Feedback,” IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 1018–1024, Jul. 2001.
[21] R. Hartley, “Oscillation generator,” U.S. Patent 1,356,763, Oct. 26, 1920.
[22] B. Razavi, Design of Analog CMOS Integrated Circuits. Boston, MA: McGraw -Hill, 2001.
[23] Shao-Hua Lee, Yun Hsueh Chuang, Sheng-Lyang Jang, and Chien-Cheng Chen, ”Low-phase noise Hartley differential CMOS voltage controlled oscillator,” IEEE Microw. Wirelsess Compon. Lett., vol. 17, no. 2, pp. 145-147, Feb. 2007.
[24] The International Technology Roadmap for Semiconductors.
[25] T.H. Lee, and A. Hajimiri, "Oscillator phase noise: a tutorial," IEEE Journal of Solid State Circuits, vol. 35, 1103, pp.326-336, March 2000.
[26] M.A. Do, R. Zhao, K.S. Yeo, J.G. Ma, ”1.5V 1.8GHz bandpass amplifier,” in IEEE Proceedings-Circuits, Devices and System, vol. 147, no. 321-33, Dec. 2000.
[27] Seok-Ju Yun, Chong-Yul Cha, Hyoung-Chul choi, and Sang-Gug Lee, “RF CMOS LC-oscillator with source damping resistors,” IEEE Trans. Microw. Wireless Compon. Lett., vol. 16, pp. 511-513, Sep. 2006.
[28] Y.-H. Chuang, S.-H. Lee, R.-H. Yen, S.-L. Jang, J.-F. Lee, and M.-H. Juang, “A wide locking range and low voltage CMOS direct injectionlocked frequency divider,” IEEE Microw. Wireless Compon. Lett., vol. 16, no. 5, pp. 299–301, May 2006.
[29] H. Lee, T. Choi, S. Mohammadi, and L. P. B. Katehi, “An extremely low power 2 GHz CMOS LC VCO for wireless communication applications,” in Proc. IEEE Eur. Conf. Wireless Technol., Paris, France, Oct. 2005, pp. 41–44.
[30] M. J. Deen, R. Murji, A. Fakhr, N. Jafferali, and W. L. Ngan, “Low power CMOS integrated circuits for radio frequency applications,” IEE Proceedings on Circuits, Devices and Systems, in press.
[31] Adel S. Sedra and Kenneth C. Smith, Microelectronic Circuits, 5rd edition, Oxford. 2004.
[32] D. M. Pozar, Microwave Engineering, 3rd edition, John Wiley & Sons. 2005.
[33] Bosco Leung, VLSI for wireless communication, Prentice Hall, 2002.
[34] Thomas H. Lee, The Design of CMOS Radio-Frequency Integrated circuits, Cambridge University Press, 1998.
[35] B. Razavi, Design of Analog CMOS Integrated Circuits, MCGRA-Hill, 2001.
[36] J. Craninckx and M. Steyaert, Wireless CMOS Frequency Synthesizer Design, Norwell, MA: Kluwer, 1998.
[37] J. W. M. Rogers, J. A. Macedo, and C. Plett, “The effect of varactor nonlinearity on the phase noise of completely integrated VCO,” IEEE, J. Solid-State Circuits, vol. 35, no. 9, pp. 1360-1367, Sep. 2000.
[38] Christian Enz, “An MOS transistor mode for RF IC design valid in all regions of operation,” IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pp. 342-359, Jan 2002.
[39] Yuhua Cheng, M. Jamal Deen, and Chih-Hung Chen, “MOSFET Modeling for RF IC Design,” IEEE Trans. Electron Devices, vol. 32, no. 7, pp. 1286-1303, July 2005.
[40] Aly Ismail and Asad A. Abidi, “CMOS differential LC oscillator with suppressed UP-converted flicker noise,” IEEE Int. Solid-State Circuits Conf., vol. 1, pp. 98-99, 2003.