臺灣博碩士論文加值系統

離散餘弦轉換(Discrete Cosine Transform; DCT)的高訊號密集度特性已普遍受到重視，並已實際應用於多媒體資訊壓縮系統中。目前雖有多種快速DCT、IDCT演算法被發展出來，惟在考量晶片面積、執行頻率及延遲時間等因素下，尚缺乏晶片實現之完整效能評估。本論文即就目前最常用的數種DCT演算法以平行(Parallel)及序列(Series)資料傳輸等方式處理，並依據MPEG標準探討並設計最適合該解壓縮方式的架構，再經由特殊應用積體電路實際驗證(Application Specific Integrated Circuit)來比較各種不同的架構。經由實際驗證結果，可提供實際應用中最佳演算法之選擇。

With the significant property of high signal density, discrete cosine transform (DCT) has been applied in many fields of digital signal processing. The design of the DCT or IDCT chips need to consider several important factors such as the chip area, running frequency and delay time. In this paper, we develop an architectures for DCT computation and compared with architectures that other authors presented before. The ASIC implementation for these DCT architectures is carry out by using Verilog hardware description language to synthesis the cell-based and an Altera Flex 10 k chip.

第一章前言…………………………………………………………...1-1
一、背景簡介……………………………………………………..1-1
二、研究動機……………………………………………………..1-6
三、論文架構……………………………………………………..1-8
第二章離散餘弦轉換及硬體實作誤差分析………………………...2-1
一、離散餘弦轉換之基本形態…………………………………2-1
1.DCT-I……………………………………………………...2-2
2.DCT-II……………………………………………………..2-5
3.DCT-III…………………………………………………….2-8
4.DCT-IV…………………………………………………...2-10
二、誤差分析…………………………………………………..2-11
1.帶符號數字系統…………………………………………2-11
2.２的補數數字系統………………………………………2-17
3.運算產生的誤差…………………………………………2-20
第三章離散餘弦轉換演算法………………………………………...3-1
一、參考快速複立葉轉換簡化離散餘弦轉換…………………3-1
1.經由時域簡化離散餘弦轉換……………………………..3-3
2.經由頻域簡化離散餘弦轉換……………………………..3-5
二、由矩陣的化簡、運算簡化離散餘弦轉換…………………..3-6
1.WHT快速演算法…………………………………………3-6
2.Lee快速演算法……………………………………………3-7
3.Hou快速演算法…………………………………………...3-8
三、其他方式…………………………………………………..3-10
1.DHT快速演算法………………………………………...3-10
2.Chang and Wu快速演算法………………………………3-11
3.Wang and Chen快速演算法……………………………..3-12
第四章特殊應用積體電路架構……………………………………...4-1
一、雙迴圈架構…………………………………………………4-1
二、自創性單迴圈架構…………………………………………4-3
三、與遞迴演算法之比較………………………………………4-5
四、平行輸入時各種演算法之比較……………………………4-6
五、序列輸入時各種演算法之比較……………………………4-8
六、硬體實作方式………………………………………………4-9
第五章模擬結果與驗證……………………………………………...5-1
一、 以Altera模擬與驗證結果之比較…………………………5-1
二、 以cell-based模擬與驗證結果之比較………………………5-4
第六章結論與未來研究方向………………………………………...6-1
參考文獻………………………………………………………………..r-1

[1] Morris, O.J. “MPEG-2: where did it come from and what is it?”, MPEG-2 - What it is and What it isn't, IEE Colloquium on , 1995 , Page(s): 1/1 -1/5.
[2] Kishore S.V., Ghoshal U., Huynh L., Van Duzer T. “CMOS self-calibration of Josephson flash-type A/D circuits”, Applied Superconductivity, IEEE Transactions on Volume: 5 2 3 , June 1995 , Page(s): 2644 —2647.
[3] Liu Ling, Zhao Yannan, Zhang Bo “A full-parallel architecture ASIC implementation of FP-based multilayered feedforward neural networks”, ASIC, 1996., 2nd International Conference on , 1996 , Page(s): 329 —332.
[4] Pal N.R., Pal S.K. “Entropy: a new definition and its applications”, Systems, Man and Cybernetics, IEEE Transactions on Volume: 21 5 , Sept.-Oct. 1991 , Page(s): 1260 —1270.
[5] Lintian Qiao, Nahrstedt K., Ming-Chit Tam “Is MPEG encryption by using random list instead of zigzag order secure?”, Consumer Electronics, 1997. ISCE '97., Proceedings of 1997 IEEE International Symposium on , 1997 , Page(s): 226 —229.
[6] Iravani F., Habu M., Khalily E. “Statistical modeling tools, methods and applications for integrated circuit manufacturability”, Microelectronic Test Structures, 1995. ICMTS 1995. Proceedings of the 1995 International Conference on , 1995 , Page(s): 203 —207.
[7] Gibson, J.D.; Chang, W.-W. “Smoothed DPCM codes.”, Global Telecommunications Conference, 1989, and Exhibition. Communications Technology for the 1990s and Beyond. GLOBECOM '89., IEEE , 1989 , Page(s): 1911 -1915 vol.3.
[8] Hauck O., Sauerwein H., Huss S.A. “Asynchronous VLSI architectures for Huffman codecs”, Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Volume: 5 , 1998 , Page(s): 542 -545 vol.5.
[9] Zhang Maojun, Hu Xiaofeng, Yang Bing, Ku Xishu “Fast algorithms for compositing multi-way compressed video”, Multimedia Computing and Systems, 1996., Proceedings of the Third IEEE International Conference on , 1996 , Page(s): 540 —543.
[10] Richard A. Reberts, Clifford T. Mullis “Digital Signal Processing”, Addison-Wesley Publishing Company, Inc., 1987, Page(s):105-112.
[11] K. R. Rao and P. Yip, “Discrete cosine Transform Algorithms, Advantages, Applications”, Academic Press, INC., 1990, Page(s):15-20.
[12] K. R. Rao and P. Yip, “Discrete cosine Transform Algorithms, Advantages, Applications”, Academic Press, INC., 1990, Page(s):56-60.
[13] K. R. Rao and P. Yip, “Discrete cosine Transform Algorithms, Advantages, Applications”, Academic Press, INC., 1990, Page(s):60-62.
[14] K. R. Rao and P. Yip, “Discrete cosine Transform Algorithms, Advantages, Applications”, Academic Press, INC., 1990, Page(s):62-63.
[15] N. I. Cho and S. U. Lee, “DCT algorithms for VLSI parallel implementations” , IEEE Trans. Acoust., Speech, Signal Processing, vol. 38, pp. 121-127, Jan. 1990.
[16] Il Dong Yun and Sang Uk Lee, “On the Fixed-Point-Error Analysis of Several Fast DCT Algorithms”, IEEE Trans. on Circuits and Systems for Video Technology. Vol.3. No.1.pp.27-41, February, 1993.
[17] D. Hein and N. Ahmed, “On a real-time Walsh-Hadamard cosine transform image processor,” IEEE Trans. Electromag. Compat., vol. EMC-20, pp. 453-457, Aug. 1978.
[18] K. N. Ngan and R. J. Clarke, “Lowpass filtering in the cosine transform domain,” Proc. Intrnl. Conf. Commun., pp. 31.7.1-31.7.5, Seattle, WA, June 1980.
[19] Buneman, O., “In-situ bit-reversed ordering for Hartley transforms” Acoustics, Speech and Signal Processing, IEEE Transactions on Volume: 37 4 , April 1989 , Page(s): 577 —580.
[20] Curtis F. Gerald and Patrick O. Wheatley, “Applied Numerical Analysis”, PhotoDisc, Inc. pp. 415-420, Six Edition, 1999.
[21] R. V. L. Hartley, “A more symmetrical Fourier analysis applied to transmission problems,” Proc. IRE, vol. 30, pp. 144-150, 1942.
[22] L.-W Chang and M.-C Wu, “A unified systolic array for discrete cosine and sine transforms”, IEEE Trans. Signal Processing, vol. 39, pp. 192-194, Jan. 1991.
[23] Yu-Tai Chang and Chin-Liang Wang, “A New Fast DCT Algorithm and It’s Systolic VLSI Implementation”, IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 44, No 11, pp. 959-962, November, 1997.
[24] Chen-Maih Ke (柯清邁), Sun-Lon Jen(任善隆)Yu-Jung Huang (黃有榕), King-Chu Hung(洪金車) “特殊應用積體電路之DCT實作”, 第七屆三軍軍官學校基礎學術研討會, 電機組, June 2,2000.