臺灣博碩士論文加值系統

本論文的題目為適用於數位電視地面廣播系統( digital video broadcasting over terrestrial, DVB-T )之數位接收前端( digital front end, DFE)系統。DVB-T數位電視廣播系統與一般的數位通訊傳輸系統相似，可以大概分成兩個大部份，為通道編碼/解碼 (channel coding/decoding)及調變/解調變(modulation /demodulation)。本論文主要針對DVB-T數位電視廣播系統中接收端的解調變部分，以及一個完整處理的數位接收前端系統之整合。其中主要的運算處理器，2K/8K模式快速傅立葉轉換處理器( 2K/8K Dual-Mode FFT Processor)，已經採用TSMC( Taiwan Semiconductor Manufacturing Company ) 0.35 um 2P4M CMOS製程，來驗證模擬結果。

The topic of this thesis presents a digital front end (DFE) of the digital video broadcasting over terrestrial (DVB-T). The DVB-T system is similar to most of the prior digital communication system. It is roughly divided into two major parts, one for channel coding/decoding, and the other for modulation/demodulation. The thesis is mainly focused on the DVB-T digital video broadcasting demodulation part of the receiver and the integration of a complete digital front demodulation system. The major operational processor of the DFE is a 2K/8K dual-mode FFT processor, which has been implemented by the TSMC ( Taiwan Semiconductor Manu-facturing Company ) 0.35um 2P4M CMOS process technology to justify the simulation results as well as the correctness of the proposed architecture.

摘要 i
Abstract ii
第一章 前言與簡介 1
1.1 前言 1
1.2 DVB-T電視廣播系統相關技術討論 2
1.3 論文目的 4
1.4 目前相關發展 6
1.5 論文大綱 6
第二章 數位I/Q分離器 8
2.1 I/Q分離器簡介 8
2.2 I/Q分離原理 8
2.3 I/Q分離器實作用 10
2.4 模擬結果 12
第三章 雙模2K/8K模式快速傅立葉轉換處理器 14
3.1 簡介 14
3.2 快速傅立葉轉換原理 14
3.3 2K/8K模式FFT架構 15
3.4 模擬與硬體實現 20
3.5 晶片實測結果 23
第四章 時間、頻率及通道的修正與同步以及QAM與AGC 27
4.1 簡介 27
4.1.1 時間同步修正與頻率同步修正簡介 27
4.1.2 通道估測與修正簡介 28
4.1.3 QAM與AGC簡介 29
4.2 原理分析 29
4.2.1 用於時間與頻率同步修正的原理 30
4.2.2 通道估測與修正簡介 31
4.2.3 QAM與AGC原理分析 33
4.3 系統硬體實作 34
4.3.1 系統時間與頻率同步修正實作 34
4.3.2 通道估測與修正實作 37
4.3.3 QAM與AGC硬體實作 38
4.4 模擬與驗證 39
4.4.1 同步電路模擬與驗證 39
4.4.2 QAM與AGC模擬分析 41
第五章 結論與相關討論 43
5.1 結論 43
5.2 DFE系統模擬 44
5.3 DVB-T系統未來發展與相關討論 46
參考文獻 47

[1]Mark Massel, “Digital television DVB-T COFDM and ATSC 8-VSB”, 2000.
[2]European Broadcasting Union, “Digital Video Broadcasting (DVB) : Framing Structure, Channel Coding and Modulation for Digital Terrestial Television,” Data Sheet : ETSI EN 300 744, Jan. 2001.
[3]http://www.dvo.org.tw/
[4]C. Del Toso, P. Combelles, J. Galbrun, L. Lauer, P. Penard, P. Robertson, F. Scalise, P. Senn, and L. Soyer, “0.5-μm CMOS circuits for demodulation and decoding of an OFDM-based digital TV signal conforming to the European DVB-T standard,” IEEE Journal of Solid-State Circuits, vol. 33, no. 11, pp. 1781 - 1792 ,Nov. 1998.
[5]P. Combelles, C. Del Toso, D. Hepper, D. Le Goff, J. J. Ma, P. Robertson, F. Scalise, D. Soyer, and M. Zamboni, “A receiver architecture conforming to the OFDM based digital video broadcasting standard for terrestrial transmission (DVB-T),” 1998 IEEE International Conference on Communications, 1998. ICC 98. Conference Record., vol. 2, pp. 780 - 785, June 1998.
[6]R. Makowitz, A. Turner, J. Gledhill, and M. Mayr, “A single-chip DVB-T receiver,” IEEE Trans. on Consumer Electronics, vol. 44, No. 3, pp. 990 - 993, Aug. 1998.
[7]S. Anikhindi, G. Cradock, R. Makowitz, C. Patzelt, “A commercial DVB-T demodulator chipset,” 1997. International Broadcasting Convention, pp. 528 - 533, Sept. 1997.
[8]M. Tognin, L. Soyer, P. Combelles, C. Del Toso, D. Hepper, G. Piccinini, J. J. Ma, F. Nicolas, P. Robertson, F. Scalise, and A. Dener, “A VLSI solution for a digital terrestrial TV (DVB-T) receiver,” 1997. International Broadcasting Convention, pp. 343 - 348, Sept. 1997.
[9]G. J. Saulnier, C. M. Puckette IV, R. C. Gaus Jr., R. J. Dunki-Jacobs, and T. E. Thiel, “A VLSI demodulator for digital RF network applications: theory and results,” IEEE Journal of Selected Areas in Communications, vol. 8, no. 8, pp. 1500 - 1511, Oct. 1990.
[10]C. Ziomek, and P. Corredoura, “Digital I/Q demodulator,” Proceedings of the 1995 Particle Accelerator Conference, 1995., vol. 4, pp. 2663 - 2665, May 1995.
[11]J. H. Suk, D. W. Kim, T. W. Kwon, S. K. Hyung, and J. R. Choi, “A 8192 complex point FFT/IFFT for COFDM modulation scheme in DVB-T system,” 2003 Inter. SOC (System-on-Chip) Conference, vol. 5, pp. 131 - 134, Dec. 2003.
[12]W. Y. Zou, and Y. Wu, “COFDM: An Over View,” IEEE Trans. on Broadcasting, vol. 41, no. 1, pp. 1 - 8, March 1995.
[13]N. Weste, D. J. Skellern, “VLSI for OFDM,” IEEE Communications Magazine, vol. 36, no. 10, pp. 127 - 131, Oct. 1998.
[14]P. Combelles, C. Del Toso, D. Hepper, D. Le Goff, J. J. Ma, P. Rovertson, F. Scalise, L. Soyer, and M. Zamboni, “A receiver architecture conforming to the OFDM based digital video broadcasting standard for terrestrial transmission (DVB-T),” 1998 IEEE International Conference on Communications (ICC’98), vol. 2, pp. 7 - 11, June 1998.
[15]S. A. Fechtel, and A. Blaickner, “Efficient FFT and equalizer implementation for OFDM receivers,” IEEE Trans. on Consumer Electronics, vol. 45, no. 4, pp. 1104 - 1107, Nov. 1999.
[16]Y. Jung, H. Yoon, and J. Kim, “New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications,” IEEE Trans. on Consumer Electronics, vol. 49, no. 1, pp. 14 - 20, Feb. 2003.
[17]R. Makowitz, A. Buttar, S. Anikhindi, J. Gledhill, and C. Patzelt, “DVB-T decoder ICs,” IEEE Trans. on Consumer Electronics, vol. 43, no. 3, pp. 438 - 442, Aug. 1997.
[18]J. H. Suk, D. W. Kim, T. W. Kwon, S. K. Hyung, and J. R. Choi, “A 8192 complex point FFT/IFFT for COFDM modulation scheme in DVB-T system,” 2003 Inter. SOC (System-on-Chip) Conference, vol. 5, pp. 131 - 134, Dec. 2003.
[19]J. Echavarri, M. E. Woodward, and S. K. Barton, “A comparison of time and frequency synchronisation algorithms for the European DVB-T system,” VTC 1999 - Fall. IEEE VTS 50th Vehicular Technology Conference, 1999., vol. 2, pp. 678 - 682, Sept. 1999.
[20]D. Lee, and K. Cheun, “A new symbol timing recovery algorithm for OFDM systems,” IEEE Trans. on Consumer Electronics, vol. 43, pp. 767 - 775, Aug. 1997.
[21]Y.-J. Kim, D.-S. Han, and K.-B. Kim, “A new fast symbol timing recovery algorithm for OFDM systems,” IEEE Trans. on Consumer Electronics, vol. 44, no. 3, pp. 1134 - 1141, Aug. 1998.
[22]http://www.fpga-guru.com/files/crdcsrvy.pdf
[23]R. S. Sherratt, and S. L. Linfoot, “Deterministic equalization and results of a DVB-T multipath equalizer for both 16-QAM and 64-QAM operation,” IEEE Trans. on Consumer Electronics, vol. 49, no. 1, pp. 21 - 26, Feb. 2003.
[24]X. Wang, Y. Wu, B. Caron, B. Ledoux, and S. Lafleche, “A channel characterization technique using frequency-domain pilot time-domain correlation method for DVB-T systems,” 2003 IEEE International Conference on Consumer Electronics, pp. 294 - 295, June 2003.
[25]C.-C. Wang, J.-M. Huang, and H.-C. Cheng , “A 2K/8K Dual-Mode FFT Processor for OFDM of DVB-T Receivers,” 2004 The 15th VLSI Design/CAD Symposium, P1-16, pp. 22, CD-ROM version, Aug. 2004.
[26]C.-C. Wang, J.-M. Huang, and H.-C. Cheng, “A 2K/8K mode small-area FFT processor for OFDM demodulation of DVB-T receivers,” 2005 Digest of Technical Papers. International Conference on Consumer Electronics, pp. 165 - 166, Jan. 8-12, 2005.
[27]C.-C. Wang, J.-M. Huang, and H.-C. Cheng, “A 2K/8K mode small-area FFT processor for OFDM demodulation of DVB-T receivers,” IEEE Trans. on Consumer Electronics, vol. 51, no. 1, pp. 28 - 32, Feb. 2005.