臺灣博碩士論文加值系統

現在我們可以透過手機觀看即時的影音新聞，當我們走在街上時，情侶們或朋友之間總喜歡在大頭機裡拍幾張有趣的大頭貼，市面上的百萬畫數的數位相機也不斷推陳出新。然而為了處理這些高解析度高品質的影像，就必須使用大量的儲存空間和傳輸頻寬。因此如何降低影像的資料量，就變成一個很重要的問課題。JPEG是目前使用最廣最成熟的靜態影像壓縮標準，我們使用它來解決這些設備傳輸時間過長和儲存成本過高的問題。首先我們使用C語言來模擬JPEG編碼器演算法，並試著將DCT，quantizer，zigzag用RTL code來實現，經由simulation驗證功能正確之後，使用tsmc 0.18 standard cell library來合成。這些實用的IP將來可應用於多媒體與數位影音甚至是遙測衛星的應用。

Today we can access the real-time video news by the cell phone. When we walk down the street there is a camera mechinge, lovers or friends like to go in and take a funny picture. The digital application is ubiquity and more and more million-pixel digital cameras appear in the markets. Howerer, it take a lot of storage space and transmission bandwidth to maintain the high resolution and high quality images. Hence decreasing the amount of data is a very important topic. JPEG is a widely used still image compression and matured standard, we choice it to solve these problems for its ability to provide high compression ratio and controllable trade-off between compression and image quality. First we use C language to simulate the JPEG encoder algorithm, then we try to implement some core techniques such as Discrete Cosine Transform (DCT), quantizer, and zigzag by register transfer level (RTL) of Verilog. The designed block is verified correct by Verilog simulations and is synthesized by TSMC 0.18 standard cell library. The core is very practical and will reuse to multimedia system and digital vedio applications, and even remote sensing image processing in the satellites.

Abstract………………………………………………………………..i
Chinese Abstract………………………………………………………ii
Contents……………………………………………………………....iii
List of Figures………………………………………………………....v
List of Tables……………………………………………….………...vi
Chapter 1. Introduction………………………………………………..1
1.1 Motivation……………………………………………………………...1
1.2 The former works of implementing JPEG……………………………...3
1.3 Organization of the thesis………………………………………………3
Chapter 2. Background………………………………………………..5
2.1 Introduction to JPEG Standard…………………………………………5
2.1.1 DCT………………………………………………………...............7
2.1.2 Quantizer……………………………………………………………8
2.1.3 Entropy coder………………………………………………………10
2.2 Overview of JPEG encoder………………………………………..….11
2.2.1 Color conversion……………………………………………………12
2.2.2 Sampling…………………………………………………..............14
2.2.3 The 8 x 8 DCT……………………………………………...............15
2.2.4 Zero Run Length Coding (RLC) and Huffman Coding………………….16
Chapter 3. Discrete Cosine Transform…………………………………....19
3.1 Fast DCT algorithm…………………………………………...............19
Chapter 4. Implementation............................................................................38
4.1 ASIC Design Flow…………………………………………………….38
4.2 Discrete Cosine Transform……………………………………………40
4.2.1 Wordlength and Number Representation………………………………41
4.3 Architecture and Operation of the 2-D DCT Circuit………………….42
4.3.1 Overall Operations………………………………………………….44
4.3.2 Row 1D DCT Operation…………………………………………….46
4.3.3 Column 1D DCT Operations………………………………………...48
4.4 Quantization Module…………………………………………………48
4.5 Zigzag Module………………………………………………..............50
4.6 RGB to YCbCr conversion…………………………………………...51
Chapter 5. Conclusion………………………………………………...........54
Bibliography…………………………………………………………............56
Appendix A. JPEG Compression Data Format…………………………59
Appendix B. JPEG File Interchange Format……………………………63

[1]Information Technology—Digital compression and coding of continuous-tone still images, ISO/IEC 10918-1 and ITU-T Recommendation T.81 Std., 1992.
[2] V. Bhaskaran & K. Konstantinides, Image and Video Compression Standards—Algorithms and Architectures. Boston: Kluwer Academic, 1995.
[3] J. Miano, Compressed image file formats : JPEG,PNG,GIF,XBM,BMP. New York: Addison Wesley, 1999.
[4] Iain E.G. Richardson, Video codec design : developing image and video compression system. England: John Wiley & Sons, 2003.
[5] K. Sayood, Introduction to data compression. 2nd ed. San Francisco: Mogan Kaufmann, 2000
[6] M. Kovac and N. Ranganathan, “JAGUAR : A full pipelined VLSI architecture for JPEG image compression standard,” Proc. IEEE, vol. 83, no. 2, pp.247-258, Feb. 1995.
[7] D. A. Luthi, P. Tong, P. A. Ruetz, “A video-rate JPEG chip set,” IEEE 1992 Custom Integrated Circuits Conf., pp.26.2.1-26.2.4, May 1992.
[8] M.-H. Chen, T.-K. Chen, Y.-C. Chen, J.-S. Pan, and Y.-S. Weng, “VLSI implementation of single chip JPEG codec,” in Proc. International Symposium on VLSI Technology, Systems, and Applications, pp.189-193., May 1993.
[9] J. K. Hunter, J. V. McCanny, A. Simpson, Y. Hu, J. G. Doherty, “JPEG Encoder
System-on-a-chip Demonstrator,” Conference Record of the thirty-third Asilimar Conference on Signals, Systems, and Computers, pp.762-766, Oct.1999.
[10] Y.-P. Lee, L.-G. Chen, M.-J. Chen, and C.-W. Ku, “A new design and implementation of 8x8 2-D DCT/IDCT,” VLSI Signal Processing, IX Conf., pp.408-417, Nov.1996.
[11] H.-C. Chang, L.-L. Chen, C.-J. Lian, Y.-C. Chang L.-G. Chen, “IP design of a reconfigurable baseline JPEG coding,” IEEE Conf. AP-ASIC’99, pp.143-146, Aug.1999.
[12] Y.-C. Lin, “Design and test of Discrete Cosine Transform Circuits,” Master’s thesis, Dept. of Elec. Eng., National Cheng Kung University, Tainan, Taiwan, R.O.C., June 2003.
[13] C.-J. Lian, “Design and Implementation of Image Coding Systems: JPEG, JPEG 2000, and MPEG-4 VTC,” Ph. D. thesis, Dept. of Elec. Eng. National Taiwan University, Taipei, Taiwan, R.O.C., July 2003.
[14] G. S. Taylor, G. M. Blair, “Design for the discrete cosine transform in VLSI,” IEE Proc.-Comput. Digit. Tech., Vol.145, No.2, pp.127-133, Mar.1998.
[15] ISO/IEC JTC JTC1/SC29/WG10, JPEG Committee Draft CD 10918, 1991.
[16] D. R. SMITH, P. D. Franzon, Verilog Styles for Synthesis of Digital Systems. Prentice Hall, 2000
[17] 戴顯權, 資料壓縮, 台北, 松崗, 1996
[18] 林銘波, 數位系統設計, 台北, 全華, 1996
[19] HDL Compiler for Verilog Reference Manual, Synopsys, May 2000.
[20] G. K. Wallace, “The JPEG still picture compression standard,” CACM, Vol. 34, no. 4, pp.31-44, Feb.1992.
[21] S. Palnitkar, Verilog HDL-A guide to digital Design and synthesis. SunSoft, 1996
Web :L G C
[22] CIC Training Resources, available on http://www2.cic.org.tw/training/index.html
[23] Test image, available on https://video.ee.ntu.edu.tw/~video/testdata.html
[24] A. Madisetti and A.N. Wilson, Jr., "A 100 MHz 2-D 8x8 DCT/IDCT Processor For HDTV Applications, " IEEE Trans. Circuits and Systems for Video Technology, Vol. 5, pp 158-165, Apr. 1995.
[25] V. Srinivasan and K.J.R. Liu, "VLSI Design of High-Speed Time-Recursive 2-D
DCT/IDCT Processor for Video Application", IEEE Trans. on Circuits and Systems for Video Technology, Vol. 6, no 1, pp.87-96, Feb. 1996.
[26] All the synthesis documents, available on SOLD, Synopsys Corporation
[27] Z. Xiong, O. G. Guleryuz, and M. T. Orchard, “A DCT-Based Embedded Image Coder”, IEEE Signal Processing Letters, Vol. 3, pp.289-290, Nov. 1996.
[28] Y. Arai, T. Agui, and M. Nakajima, “A fast DCT-SQ scheme for images,” Trans. IEICE, vol. E71, no. 11, pp. 1095-1097, 1988.
[29] S. Winograd, “On computing the discrete fouriere transform,” Mathematics of Computation, vol. 32, no. 141, pp. 175-199, 1978.
[30] K. R. Rao and P. Yip, Discrete Cosine Transform. San Diego, CA: Academic, 1990.