臺灣博碩士論文加值系統

本論文使用了反相放大器取代一般全差動放大器，實現一個高動態範圍、低電壓、低面積且低功率的全差動三角積分調變器。由於電子心脈聽診器或是助聽器這類產品多是攜帶式且利用電池提供供應電源，所以低電壓、低面積與低功率消耗為主要的需求。
我們的架構中，利用反相放大器搭配由相位產生器生成的四個互不相重疊相位進行切換，分別處理差動訊號。利用取樣保持電路將積分器訊號分別保存在電容之中，最後使用動態比較器及閂對差動輸出訊號作比較。
此晶片使用TSMC 0.18μm 製程來實現，晶片面積包含腳位約0.35mm2，達到低面積的需求。預定使用一般的電池提供供應電源約1.2V，設定電路的取樣頻率約為2.56MHz，系統訊號頻寬20kHz。可以得到其動態範圍93dB，最高SNR 約87dB，最高SNDR 約81dB，消耗功率約141μW。

In this thesis, we use inverter amplifiers to replace fully differential ones to implement a high dynamic range fully differential sigma delta modulator. Because the electron stethoscope and hearing aids are portable and using batteries to provide supply voltage, low-voltage and low power consumption are the key design consideration.
In our structure, we use tri-state inverter amplifiers and four nonoverlapping phases to deal with the differential input signals. A sample and hold circuit used to separate the differential output signal of the integrator. Finally, we use a dynamic comparator and latch to compose the quantizer.
This chip is designed in TSMC 0.18μm CMOS process, and the chip area is about 0.35mm2. Our design is in the biomedical audio frequency, from 20Hz to 20 kHz. The power supply voltage is 1.2V, and the sampling frequency is 2.56MHz. The sigma delta modulator has a SNR of 87dB, a SNDR of 81dB, a dynamic range of 93dB. It consumes 144.36μW of power.

中文摘要 iii
英文摘要 iv
誌 謝 v
目錄 vi
圖目錄 viii
表目錄 xi
第一章 緒論 1
1.1 研究動機 1
1.2 基本概念 2
1.3 論文架構 4
第二章 三角積分調變器的基本概念 5
2.1 本章簡介 5
2.2 三角積分調變器 6
2.3 低階三角積分調變器 12
2.4 高階三角積分調變器 16
2.5 本章結論 17
第三章 全差動三角積分調變器之設計考量 19
3.1 本章簡介 19
3.2 系統架構及設計規格考量 20
3.3 數值積分法 22
3.4 切換式電容積分電路 24
3.5 本章結論 30
第四章 全差動三角積分調變器 應用於生醫音頻前端電路 31
4.1 本章簡介 31
4.2 反相放大器組成之全差動積分器 32
4.3 反相放大器 35
4.4 相位產生器 40
4.5 量化器 42
4.6 模擬結果及佈局圖 45
4.7 本章結論 48
第五章 結論 49
5.1 規格比較 49
5.2 論文總結 51
參考文獻 52

[1] 蘇河名醫師 林慶正講師“由「我的心聲」談現代高科技產物 -心臟超音波”中華民國九十一年二月一日 高醫醫訊月刊第二十一卷第九期。
[2] D. Johns and K.W. Martin, Analog Integrated Circuits, Wiley, New York, 1997.
[3] R. Schreier and Gabor C. Temes, Understanding Delta-Sigma Data Converters, Wiley, New York, 2005.
[4] J.S. Chiang, and C.W. Hu “The Design of a Delta-Sigma Modulator with Low Clock Feedthrough Noise, Op-amp Gain Compensation, and More Correctly Transferring Charges between Capacitors,” Circuits and Systems, 1997. ISCAS'97. , Vol.3, pp.2016 - 2019, 9-12 June 1997.
[5] B. Razavi, Design of Analog CMOS Integrated Circuits, McGRAW-HILL International Edition, 2001.
[6] J. Sauerbrey, T. Tille, D. Schmitt-Landsiedel, and R. Thewes, “A 0.7-V MOSFET-only switched-opamp modulator in standard digital CMOS technology,” IEEE Journal of Solid-State Circuits, vol. 37, pp.1662–1669, Dec. 2002.
[7] Y. Libin, M.S.J. Steyaert, and W. Sansen, “A 1-V 140-μW 88-dB Audio Sigma-Delta Modulator in 90-nm CMOS,” IEEE Journal of Solid-State Circuits, Vol.39, Issue 11, pp.1809 - 1818, Nov. 2004.
[8] F. Gerfers, M. Ortmanns, and Y. Manoli, “A 1.5-V 12-bit Power-Efficient Continuous-
Time Third-Order ΣΔ Modulator,” IEEE Journal of Solid-State Circuits, Vol.38, Issue 8, pp.1343 - 1352, Aug. 2003.
[9] M. Dessouky and A. Kaiser, “Very low-voltage digital-audiomodulator with 88-dB dynamic range using local switch-bootstrapping,” IEEE J. Solid-State Circuits, vol. 36, pp. 349 - 355, Mar. 2001.
[10] P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato, and A. Baschirotto, “Behavioral Modeling of Switched-Capacitor Sigma-Delta Modulators”Circuits and Systems I: Fundamental Theory and Applications, IEEE, vol.50, no.3, pp.352 - 362 , Mar 2003.
[11] S. Rabii, and Bruce A. Wooley, “A 1.8-V Digital-Audio Sigma-Delta Modulator in 0.8um CMOS”, IEEE Journal of Solid-State Circuits, vol. SC-32, pp.783-796, June 1997.
[12] V. Peluso, M.S.J. Steyaert, and W. Sansen, “A 1.5-V-100-μW ΔΣ Modulator with 12-b Dynamic Range using the Switched-opamp Technique,” IEEE Journal of Solid-State Circuits, Vol.32, Issue 7, pp.943 - 952, July 1997.
[13] C.C. Enz, and G.C. Temes, “Circuit Techniques for Reducing the Effects of Amplifier Imperfections: Autozeroing, Correlated Double Sampling, and Chopper Stabilization,” Proceedings of the IEEE Vol.84, Issue 11, pp.1584 - 1614, Nov. 1996.
[14] H. Neuteboom, B.M.J. Kup, and M. Janssens, “A DSP-based Hearing Instrument IC,” IEEE Journal of Solid-State Circuits, Vol.32, Issue 11, pp.1790 - 1806, Nov. 1997.
[15] J. M. de la Rose, S. Escalera, B. Perez-Verdu, F. Medeiro, O. Guerra, R. del Rio, and A. Rodriguez-Vazquez, “A CMOS 110-dB @40-kS/s Programmable-Gain Chopper-Stabilized Third-Order 2-1 Cascade Sigma-Delta Modulator for Low-Power High-Linearity Automotive Sensor ASICs,” IEEE Journal of Solid-State Circuits, vol. 40, no. 11, pp. 2246-2264, Nov 2005.
[16] T. Tille, J. Sauerbrey, M. Mauthe, and D. Schmitt-Landsiedel, “Design of low-voltage MOSFET-only ΣΔ modulators in standard digital CMOS technology,” Circuits and Systems I: Regular Papers, IEEE Transactions, Vol.51, Issue 1, pp.96 - 109, Jan 2004.