|
[1]T.-C. Chen and Y.-W. Chang, “Multilevel Full-Chip Gridless Routing Considering Optical Proximity Correction,” Proc. Asia and South Pacific Design Automation Conference, 2005, pp. 1160-1163. [2]P. Gupta and A. B. Kahng, “Manufacturing-Aware Physical Design,” Proc. International Conference on Computer Aided Design, 2003, pp. 681-687. [3]W. Grobman, M. Thompson, R. Wang, C. Yuan, R. Tian and E. Demircan, “Reticle Enhancement Technology: Implication and Challenges for Physical Design,” Proc. Design Automation Conference, 2001, pp. 73-78. [4]L.-D. Huang and D. F. Wong, “Optical Proximity Correction (OPC)-Friendly Maze Routing,” Proc. Design Automation Conference, 2004, pp. 186-191. [5]C. Y. Lee, “An Algorithm for Path Connection and Its Application,” IRE Trans. Electronic Computer, EC-10, 1961. [6]J. D. Plummer, M. D. Deal and P. B. Griffin, Silicon VLSI Technology, Prentice Hall, 2000. [7]S. M. Sait and H. Youssef, VLSI Physical Design Automation: Theory and Practice, McGRAW-HILL Book Company 1997, pp. 228-229. [8]L. K. Scheffer, “Physical CAD Changes to Incorporate Design for Lithography and Manufacturability,” Proc. Asia and South Pacific Design Automation Conference, 2004, pp. 766-771.
|