臺灣博碩士論文加值系統

摘 要
目前半導體測試廠的接單模式中，對於測試批的暫扣與解扣，影響交期與產能的嚴重問題，並無一固定的解決方法，而是由生管人員、工程人員與客戶依照不同的條件與情況，主觀地加以決定。過去文獻中甚少去探究暫扣批對排程的影響，使得各學術論文對此類問題的探討均付之闕如，而測試產業是半導體製程中的服務業，如何順利完成量產並準時出貨是提升顧客滿意度的重要指標。
本研究將以半導體測試廠的暫扣批，作為生管排程問題的探討對象，其中研究測試廠的的產業型態、排程特性與製程，探討二次暫扣的問題，建構暫扣批的數學模型，然後建立處置二次暫扣批的標準作業程序，其中涵蓋產能試算的方法，期望使生管人員能有所依據，使工廠的產能、交期與營收能達到客戶與工廠本身的最大滿意度。

Abstract
Among the business model of semiconductor testing house, holding and releasing didn’t be considered. They affect due date and capacity seriously. It was process controller, engineer and customer that made the decision subjectively according to different situations. In the past documents, few ones discussed the effects for scheduling caused by hold lots, thus all the papers didn’t discuss such problems. Testing house is the service industry of semiconductor process. It is important index that how to finish production smoothly and boost customer’s satisfaction.
This paper took the scheduling of semiconductor testing house’s hold lots as goal. Researched its industrial properties, scheduling and process. Discussed the second hold lots. Built mathematical model. Then figured out a standard operation procedure. Hopefully it could be criterion for process contoller. Thus factory and customer’s satisfaction could reach the maximum in capacity, due date and revenue.

目 錄
誌 謝 i
摘 要 ii
Abstract iii
目 錄 iv
圖目錄 vii
表目錄 ix

第一章 緒論 1
1.1研究動機與背景 1
1.2研究目的 2
1.3 研究範圍與限制 3
1.4 研究步驟與架構 3
第二章 半導體產業體系概述與測試作業之介紹分析 6
2.1半導體測試之性質與產業緣由 7
2.2半導體測試的產業特性 9
2.3測試作業流程介紹 12
2.4 晶圓針測作業流程 18
2.5最終測試作業流程 23
第三章 文獻回顧 31
3.1 測試排程相關文獻 32
3.2 設置序列相關觀念 33
3.3 匈牙利法(Hungarian)介紹 35
第四章 暫扣批處置步驟與數學模式建立 37
4.1對於最終測試暫扣批的舉例說明： 40
4.2數學模式的建立 44
4.3 d = 2與3天(需要2或3天來處置並與客戶討論)時 47
4.4對於晶圓針測暫扣批的舉例說明： 48
4.5 面對測試產量遭扣留的決策順序與說明 51
4.6 面對測試產量遭扣留，考量價格效益的決策順序與說明 53
第五章 實例應用與說明，並導入標準作業程序 56
5.1 找出最適合測試廠的排程模式： 56
5.2 求取最小循環迴流作業成本 61
5.3 舉例探討 64
5.4 處置暫扣批的標準作業程序 72
第六章 總結 75
6.1 本研究回顧 75
6.2 未來研究方向 76
參考文獻 78

參考文獻
1.吳鴻輝、李榮貴, “限制驅導式現場排程與管理技術”, 全華圖書,1999
2.李明煌, “晶圓廠之限制驅導式之主生產排程的設計與應用”, 中華大學工業工程與管理研究所論文,1999
3.林大欽, “邏輯IC測試廠短期生產排程之探討”, 國立清華大學工業工程研究所論文, 1997
4.王啟仲, “半導體製造多頭測試機器排程問題研究”, 國立清華大學工業工程研究所論文, 1999
5.李威亭, “邏輯IC最終測試廠之測試機台排程研究”, 國立清華大學工業工程研究所論文, 2000
6.蘇志浩, “以限制驅導式為基之半導體最終測試廠短期生產排程模式”, 國立清華大學工業工程研究所論文, 1999
7.鄧豐毅, “半導體針測區現場作業排程分析”, 國立清華大學工業工程研究所論文, 1998
8.金京光, “半導體多頭測試機器之最小化延遲時間排程”, 國立清華大學工業工程研究所論文, 2000
9.曾麗娟, “影響IC測試交期的原因分析”, 國立清華大學工業工程研究所論文, 1996
10.劉世強, “半導體最終測試廠扣留批問題探討與研究”, 元智大學工業工程與管理研究所論文, 2001
11.柯惠雯, “結合模擬退火法與禁忌搜尋法在流程式生產排程之應用”, 大葉大學工業工程研究所論文, 2001
12.黃聖智, “半導體針測區之互動式排程研究”, 國立清華大學工業工程研究所博士論文, 1999
13.楊文華, “考慮設置時間下之相關排程問題研究”, 國立台灣工業技術學院管理技術研究所博士論文, 1996
14.Ying-Wei Tsai, Douglas D. Gemmill, “Using tabu serch to schedule activities of stochastic resource-constrained projects”, European Journal of Operational Research 111, 129-141, 1998
15.Jung-Ug Kim and Yeong-Dae Kim, “Simulated annealing and genetic algorithms for scheduling products with multi-level products structure”, Computer Ops. Res. Vol. 23 No.9 pp 857-868, 1996
16.Adamopoulos, G. I. And Pappis, C. P., “Scheduling under common due-date on parallel unrelated machines”, European Journal of Operation Research, Vol.105, 494-501, 1998.
17.Moon-Won Park and Yeong-Dae Kim, “Search Heuristic for a Parallel Machine Scheduling Problem with Ready Times and Due Dates”, Computers ind. Engng Vol. 33, Nos 3-4, pp 793-796, 1997
18.Takaya Ichimura, “The elements and functions of hierarchical scheduling system of order production”, Int. J. Production Economics 44, 73-81, 1996
19.Gunter Schmidt, “modeling production scheduling systems”, Int. J. Production Economics 46-47, 109-118, 1996
20.Sung Joo Park and Jong Woo Kim, “Heuristic Knowledge Representation of Production Scheduling: An Integrated Modeling Approach”, Expert Systems with Application Vol.10, No. 3/4, pp. 325-339, 1996
21.Shinichi Tagawa, “A new concept of job shop scheduling system – hierarchical decision model”, Int. J. Production Economics 44, 17-26, 1996
22.Michael X. Weng, Jose A. Ventura, “Sing-machine earliness-tardiness schedunling about a common due date with tolerances”, Int. J. Production Economics 42, 217-227, 1995
23.Runwei Cheng, Mitsuo Gen, Tatsumi Togawa, “Minmax Earliness/Tardiness Scheduling in Identical Parallel Macine System Using Genetic Algorithms”, Computers ind. Engng Vol.29, No. 1-4, pp 513-517, 1995
24.J. Patterson, “A comparison of exact procedures for solving the multiple constrained resource projects scheduling problem”, Management Science 30, 854-867, 1984
25.Thomas E. Morton & David W. Pentico, “Heuristic Scheduling Systems”.
26.Lee, Y.H. and Pinedo, M., “Scheduling jobs on parallel machine with sequence-dependent setup times”, European of Operational Research, Vol.100,464-474, 1997
27.Park, M. and Kim, Y., “ Search heuristic for a parallel machine scheduling problem with ready times and due dates”, Computers and Industrial Engineering, Vol.133, No 3-4, 793-796, 1997
28.Dessouky, M.I., Marcellus, R.L. and Zhang, Li “Scheduling identical jobs on uniform parallel machines with random processing time”, Computer and industrial engineering, Vol.35, No 1-2, 109-112, 1998
29.Uzsoy, R., C.Y. and Martin-Vega, L.A., “Scheduling semiconductor test operations: Minimizing maximum lateness and number of tardy jobs on a single machine”, Naval Research Logistic, Vol.39, 369-388, 1992