臺灣博碩士論文加值系統

3D立體影像讓人感到驚艷，但要使用多攝影鏡頭做攝影的成本非常昂貴，因此有2D轉3D的技術出現，軟體在做圖像處理上是較硬體優異的，不過倘若軟體資源不足時而造成轉換排程過多，屆時就須要透過硬體來輔助，在電腦科學設計早期就將軟硬體分離各別設計，在最後階段才將軟硬體整合。市面上已有不少軟硬體共同設計(Hardware/Software Co-Design)的實作，也有不少良好的圖像邊緣檢測及計算深度的方式，為了加速2D轉3D的效率，在此提出一種可重置架構的軟硬體共同設計來研究出更有效率的圖像轉換。並在2D轉換為3D的系統中採用Depth Image Based Rendering（DIBR）利用原始2D的影像以及深度資訊來產生兩個視角或是多個視角的虛擬影像進行3D的影像合成，本文使用Xilinx Spartan 7做為軟硬體共同平台設計的硬體設備。

3D images are amazing, but the cost of using multiple photographic lenses for photography is very expensive. Therefore, there is a 2D-to-3D technology, and the software is superior in image processing, but if the software resources are insufficient due to lots of conversion schedules.At that time, it is necessary to assist with hardware. In the early stage of computer science design, software and hardware are separated, and they are integrated in the final stage.We can see lots of implementations of hardware/software Co-Design is already applied to business, and there are also many good methods for image edge detection and depth calculation. In order to accelerate the efficiency of 2D-to-3D, we proposed a hardware/software co-design of reconfigurable architecture for 2D-to-3D conversion that make more efficient for 2D-to-3D . Depth Image Based Rendering (DIBR) is used in 2D to 3D system to generate 3D image synthesis using original 2D images and depth information to generate 3D or multiple perspective virtual images. In this paper, We uses Xilinx Spartan 7 to do as a hardware device for a platform of hardware/software co-design.

目次
第一章 緒論 1
1.1 研究背景 1
1.2 研究目標 3
1.3 論文架構 4
第二章 相關研究 5
2.1 2D-to-3D 5
2.1.1 基於DIBR的2D-to-3D 6
2.1.2 眼鏡式立體顯示技術的差異介紹 7
2.2 深度估計算法 9
2.2.1 基於邊緣的演算 10
2.2.2 Sobel邊緣檢測 11
2.2.3基於邊緣顏色的演算 12
2.2.4邊緣檢測圖像灰度 14
2.3 DIBR 15
2.3.1 視差、移位和洞孔填充 16
2.3.2視差值(disparity) 17
2.4 軟硬體共同設計(Hardware/Software Co-design) 18
2.4.1軟硬體共同設計流程 20
第三章 研究架構 22
3.1 以軟硬體共同平台設計執行2D轉3D 22
3.2 系統架構 23
3.2.1 DIBR系統硬體架構 24
3.2.2深度估測硬體模組架構 27
3.3 平台設計方法 29
第四章 實驗結果 32
4.1 圖像轉換資料 32
4.2 使用工具 34
4.3 軟硬體轉換耗時 35
第五章 結論與未來展望 38
第六章 相關文獻 39

[1]I. A. Ideses, L.P. Yaroslavsky, B. Fishbain, and R. Vistuch, ``3D from compressed 2D video,” Proc. SPIE, vol. 64901C-1-64901C-8, Mar.2007
[2]Royal Philips Electronics. Whitepaper WOWvx BlueBox. [Online]. Available:http://www.business-sites.philips.com/global/en/gmm/images/3d/3dcontentceationproducts/downloads/BlueBox?white?paper.pdf, 2008.
[3]G. Atnthes. “Chips go upscale, Communications of the ACM```55(9):pp.14-16,2012
[4]Y.-K. Lai, Y.-C. Chung, and Y.-F. Lai, ``Hardware implementation for realtime 3D rendering in 2D-to-3D conversion,” in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS),pp. 893-896, May 2013.
[5]L. Xue,F. Shi, W. Ji, and H. Khan. 3D floorplanning of low-power and area-efficient network-on-chip architecture, Microprocessors and Microsystems, 35(5):484-495,2011
[6]Sato, Tomoaki, et al. "An FPGA Architecture for ASIC-FPGA Co-Design to Streamline Processing of IDSs." 2016 International Conference on Collaboration Technologies and Systems (CTS). IEEE, 2016
[7]Xu, Weizhi, et al. "Reconfigurable VLSI architecture for real-time 2D-to-3D conversion." IEEE Access 5 (2017): 26604-26613.
[8]Li, Rui, et al. "Canny Threshold Selection Algorithm Based on the Second Derivative of Image Gradient." 2018 International Conference on Information Systems and Computer Aided Education (ICISCAE). IEEE, 2018.
[9]Kutty, Suhaili Beeran, et al. "Evaluation of canny and sobel operator for logo edge detection." 2014 International Symposium on Technology Management and Emerging Technologies. IEEE, 2014.J. Ens, P. Wang, Evangeline Yee, and S. S. Rahman,
[10]張為淳（2011）。基於單一影像及其深度之三維立體影像合成器。國立中山大學資訊工程學系研究所碩士論文，高雄市。
[11]G. M. Wu,J. M. Lin, and Y. W. Chang, “Generic ILP-based approaches for time-multiplexed FPGA partitioning, “IEEE Transactions on Computer-Aided Design of Integrated Circuit and System, vol.22, No.7, July 2003.
[12]H.Liu and D. F. Wong, “Circuit Partitioning for Dynamically Recongfigurable FPGAs,”ACM Proc. Of the ACM/SIGDA 7th International Symposium on Field Programmable Gate Arrays, pp. 187-194, 1999
[13] Jia, B., Y. Zhang, X. Lin. General and fast algorithm for disparity error detection and
correction[J] Qinghua Daxue Xuebao/Journal of Tsinghua University, 2000.
[14] 张玲 , 邰国钦 , 刘然 , 谢辉 , 许小艳 . 适用于 DIBR 的匹配误差校正算法 [J] 华南理工大学学报自然科学版 ), 2011(12): 51 55.
[15] 陈加成 . 基于 FPGA 的中值滤波算法研究与硬件设计 [ 长春理工大学学报（自然科学版） ）,2008. 31(1): 4.