跳到主要內容

臺灣博碩士論文加值系統

(216.73.216.146) 您好!臺灣時間:2026/09/28 17:29
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:蘇逸軒
研究生(外文):Su, Yi-Hsuan
論文名稱:不同製程條件對SnO2-ZnO雙通道層薄膜電晶體之特性探討
論文名稱(外文):Characteristic investigation of SnO2-ZnO dual active layer thin film transistors with different processing conditions
指導教授:荊鳳德
指導教授(外文):Chin, Feng-Der
口試委員:洪茂峰、林吉聰、巫勇賢
口試委員(外文):Houng, Mau-Phon、Lin, Jyi-Tsong、Wu, Yung-Hsien
口試日期:2019-07-30
學位類別:碩士
校院名稱:國立交通大學
系所名稱:電子研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2019
畢業學年度:107
語文別:英文
論文頁數:51
中文關鍵詞:薄膜電晶體、氧化鋅、二氧化錫、雙通道層
外文關鍵詞:thin film transistor、ZnO、SnO2、bilayer
相關次數:
  • 被引用被引用:0
  • 點閱點閱:326
  • 評分評分:
  • 下載下載:39
  • 收藏至我的研究室書目清單書目收藏:0
近年來,透明非晶態導電膜因具備高透光性與高電流驅動特性而受到矚目,其中銦基金屬氧化物是最被廣泛使用作為通道層的材料之一。
然而,由於銦的高成本和稀有的數量,使得我們勢必要研究出其他能替代的材料。在此,我們通過引入SnO2-ZnO雙通道層實現了高性能無銦金屬氧化物薄膜電晶體。在之前的文獻裡,發現SnO2-ZnO雙通道層會形成一種由三個區域組成的特殊結構,其中包含Zn-only、Zn-Sn-mixed以及Sn-rich區域,能使元件有更好的特性。
在本論文中,我們首先研究了ZnO厚度以及製程中O2:Ar的比例,試著探討對SnO2-ZnO雙主動層薄膜電晶體的影響。發現當在10 sccm O2通量下沉積3.6奈米厚的ZnO層時,該元件有最佳特性,最高的載子遷移率可達73 cm2 / V-s。我們還觀察到可以通過改變背通道層(ZnO)的厚度以及濺鍍時O2的通量來調變雙通道層薄膜電晶體的閾值電壓和載子遷移率。此外,我們發現HfLaO鈍化層的吸水特性對ZnO電晶體特性的保護起到很大的作用。
Transparent amorphous oxides are starting to emerge as a class of appealing semiconductor materials for application in electronics. Indium-based metal oxides are one of the most widely used materials as channel layers of metal oxide TFTs.
However, the need for developing indium-free metal oxide materials has grown urgent because of the high cost and limited supply of indium. Herein, we report high-performance indium-free metal oxide TFTs by introducing SnO2-ZnO dual active layer. From previous studies, the SnO2-ZnO bilayer channel structure form a unique nanostructure composed of three zones: Zn-only, Zn-Sn-mixed, and Sn-rich zones. The special combinational efforts in this structure resulted a high performance device.
In this thesis, we first investigated the effect of the ZnO thickness and the O2 flow in ZnO layer. The device exhibited the best characteristics when a 3.6nm ZnO layer under 10 sccm O2 flow was deposited. The resulting SnO2-ZnO TFTs exhibit outstanding mobility values as high as 73 cm2/V-s. We also observed that we could modulate the threshold voltage and mobility of bilayer channel TFTs by changing the thickness and O2 flow of the back channel layer (ZnO). Finally, we investigated that the HfLaO passivation can help maintain the performance of the ZnO TFTs because of its moisture absorption characteristic.
摘要.....................................................i
ABSTRACT................................................ii
致謝....................................................iv
Contents.................................................v
Table Captions.........................................vii
Figure Captions.......................................viii
Chapter 1 Introduction...................................1
1.1 General Background of Thin-Film Transistor (TFT).....1
1.2 Overview of Metal Oxide Semiconductor Thin Film Transistors..............................................3
1.3 Material properties of zinc oxide (ZnO)..............3
1.4 Material properties of tin oxide (SnO2)..............4
1.5 Overview of high-κ gate dielectrics..................5
1.6 Overview of HfLaO passivation layer on ZnO...........6
1.7 Motivation...........................................7
Chapter 2 Experimental Details..........................15
2.1 Device Fabrication of TFT...........................15
2.2 Process Flow of SnO2-ZnO active layer TFTs..........16
2.3 Methods of Device Parameter Extraction..............16
2.3.1 Determination of Threshold Voltage................16
2.3.2 Determination of Field-Effect Mobility............17
2.3.3 Determination of sub-threshold Swing..............18
2.4 Measurement Setup...................................18
Chapter 3 Experimental Results and Discussion...........23
3.1 Different thickness ZnO in bilayer channel TFTs.....23
3.2 Different O2 flow ZnO in bilayer channel TFTs.......32
3.3 The effect of HfLaO passivation layer on ZnO........41
Chapter 4 Conclusion....................................43
References..............................................44
[1] Y. C Wu, T. C Chang, P. T. Liu, C. S. Chen, C. H. Tu, H. W. Zan, Y. H. Tai, and C. Y. Chang, “Effect of channel width on electrical characteristics of polysilicon TFTs with multiple nanowire channels,” IEEE Trans. Elec. Dev, vol.52, no.10, p. 2343, 2005.
[2] Y. Matsueda, R. Kakkad, Y. S. Park, H. H. Yoon, W. P. Lee, J. B. Koo, and H. K. Chung, “2.5-in AMOLED with integrated 6-bit gamma compensated digital data driver,” in SID Tech. Dig. p. 1116, 2004.
[3] H. Kuriyama, S. Kiyama, S. Noguchi, T. Kuahara, S. Ishida, T. Nohda, K. Sano, H. Iwata, S. Tsuda, and S. Nakano, “High mobility poly-Si TFT by a new excimer laser annealing method for large area electronics,” IEDM Tech. Dig, p. 563, 1991.
[4] J. -H. Lee, W. -J. Nam, B. -K. Kim, H. -S. Choi, Y. -M. Ha, and M. -K. Han, “A new poly-Si TFT current-mirror pixel for active matrix organic light emitting diode,” IEEE Electron Device Lett., vol. 27, no. 10, pp. 830-833, Oct. 2006.
[5] T. Kamiya, K. Nomura and H. Hosono. “Present status of amorphous In-Ga-Zn-O thin-film transistors”, Science and Technology of Advanced. Material, vol. 11, p. 044305, 2010.
[6] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, “Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors,” Nature, vol. 432, no. 7016, pp.488-492, Nov. 2004.
[7] E. Fortunato, P. Barquinha, A. Pimentel, A. Goncalves, A. Marques, L. Pereira, and R. Martins, “Fully transparent ZnO thin-film transistor produced at room temperature,” Adv. Mater., vol. 17, no. 5, pp. 590-594, 2005.
[8] Jian Cai, Dedong Han, Youfen Geng, Wei Wang, Liangliang Wang, Shengdong Zhang, and Yi Wang, “High-Performance Transparent AZO TFTs Fabricated on Glass Substrate,” IEEE Transactions On Electron Devices, vol. 60, no.7, pp. 2432-2435, 2013.
[9] Wei Shih, “Remarkably high mobility ultra-thin-film metal-oxide transistor with strongly overlapped orbitals,” Sci. Rep. 6, 19023, 2016.
[10] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, “Amorphous Oxide Semiconductors for High-Performance Flexible Thin-Film Transistors,” Japanese Journal of Applied Physics, vol. 45, pp. 4303, 2006.
[11] H. Hosono, K. Nomura, Y. Ogo, T. Uruga, and T. Kamiya, “/factors controlling electron transport properties in transparent amorphous oxide semiconductors,” Journal of Non-Crystalline Solids, vol. 354, pp. 2796-2800, 2008.
[12] A. Suresh, P. Gollakota, P. Wellenius, A. Dhawan, and J. F. Muth, “Transparent high mobility InGaZnO films deposited by PLD,” Thin Solid Film, vol. 516, pp. 1326-1329, 2008.
[13] M. Koyama, K. Suguro, M. Yoshiki, Y. Kamimuta, M. Koike, M. Ohse, C. Hongo, and A. Nishiyama, “Thermally stable ultra- thin nitrogen incorporated ZrO2 gate dielectric prepared by low temperature oxidation of ZrN,” IEDM Tech. Dig., pp. 20.3.1-20.3.4, 2001.
[14] E. P. Gusev, D. A. Buchanan, E. Cartier, A. Kumar, D. DiMaria, S. Guha, A. Callegari, S. Zafar, P. C. Jamison, D. A. Neumayer, M. Copel, M. A. Gribelyuk, H. Okorn-Schmidt, C. D. Emic, P. Kozlowski, K. Chen, N. Bojarczuk, L. –A. Ragnarsson, and Rons, “Ultrathin high-κ gate stacks for advanced CMOS devices,” IEDM Tech. Dig., pp. 20.1.1-20.1.4, 2001.
[15] W. Zhu, T. P. Ma, T. Tamagawa, Y. Di, J. Kim, R. Carruthers, M. Gibson, and T. Furukawa, “HfO2 and HfAlO for CMOS: thermal stability and current transport,” IEDM Tech. Dig., pp. 20.4.1-20.4.4, 2001.
[16] L. Kang, K. Onishi, Y. Jeon, Byoung Hun Lee, C. Kang, Wen-Jie Qi, R. Nieh, S. Gopalan, R Choi and J. C. Lee, “MOSFET devices with polysilicon on single-layer HfO2 high-κ dielectrics,” IEDM Tech. Dig., pp. 35-38, 2000.
[17] Rino Choi, Chang Seok Kang, Byoung Hun Lee, K. Onishi, R. Nieh, S. Gopalan, E. Dharmarajan, and J. C. Lee, “High-quality ultra-thin HfO2 gate dielectric MOSFETs with TaN electrode and nitridation surface preparation,” IEDM Tech. Dig., pp. 15-16, 2001.
[18] Z. J. Luo, T. P. Ma, E. Cartier, M. Copel, T. Tamagawa, and B. Halpern, “Ultra-thin ZrO2 (or silicate) with high thermal stability for CMOS gate applications,” Symp. On VLSI Technology, pp. 135-136, 2001.
[19] D. Buchanan, ‘‘Scaling the Gate Dielectric: Materials, Integration, and Reliability,’’ IBM J. Res. & Dev. 43, no. 3, 245–264, 1999.
[20] P. Balk, ‘‘Dielectrics for Field Effect Technology,’’ Adv. Mater. 7, 703, 1995
[21] N. F. Mott, S. Rigo, F. Rochet, and A. M. Stoneham, ‘‘Oxidation of Silicon,’’ Phil. Mag. B 60, 189, 1989.
[22] G. D. Wilk, R. M. Wallace, and J. M. Anthony, ‘‘High-κ Gate Dielectrics: Current Status and Materials Properties Considerations,’’ J. Appl. Phys. 89, 5243, 2001.
[23] International Technology Roadmap for Semiconductor, 2004.
[24] Y. H. Hwang, J. -S. Seo, J. M. Yun, H. Park, S. Yang, S. -H. K. Park, and B. -S. Bae, “An ‘aqueous route’ for the fabrication of low-temperature-processable oxide flexible transparent thin-film transistors on plastic substrates,” NPG Asia Mater., 5, e45, 2013.
[25] Y. S. Rim, H. Chen, Y. Liu, S. -H. Bae, H. J. Kim, and Y. Yang, “Direct Light Pattern Integration of Low-Temperature Solution-Processed All-Oxide Flexible Electronics,” ACS Nano, 8, 9680, 2014.
[26] G. Liu, A. Liu, H. Zhu, B. Shin, E. Fortunato, R. Martins,Y. Wang , and F. Shan, “Low-Temperature, Nontoxic Water-Induced Metal-Oxide Thin Films and Their Application in Thin-Film Transistors,” Adv. Funct. Mater., 25, 2564, 2015.
[27] M. -G. Kim, M. G. Kanatzidis, A. Facchetti, and T. J. Marks, “Low-temperature fabrication of high-performance metal oxide thin-film electronics via combustion processing,” Nat. Mater., 10, 382, 2011.
[28] Y. J. Tak, B. D. Ahn, S. P. Park, S. J. Kim, A. R. Song, K. -B. Chung, and H. J. Kim, “Activation of sputter-processed indium–gallium–zinc oxide films by simultaneous ultraviolet and thermal treatments,” Sci. Rep., 6, 21869, 2016.
[29] A. Liu, G. Liu, H. Zhu, H. Song, B. Shin, E. Fortunato, R. Martins, and F. Shan, “Water-Induced Scandium Oxide Dielectric for Low-Operating Voltage n- and p-Type Metal-Oxide Thin-Film Transistors,” Adv. Funct. Mater., 25, 7180, 2015.
[30] M. Tsaroucha, Y. Aksu, E. Irran and M. Driess, “Synthesis of Stannyl-Substituted Zn4O4 Cubanes as Single-Source Precursors for Amorphous Tin-Doped ZnO and Zn2SnO4 Nanocrystals and Their Potential for Thin Film Field Effect Transistor Applications,” Chem. Mater., 23, 2428, 2011.
[31] S. -J. Seo, C. G. Choi, Y. H. Hwang, and B. -S. Bae, “High performance solution-processed amorphous zinc tin oxide thin film transistor,” J. Phys. D: Appl. Phys., 42, 035106, 2009.
[32] C. -G. Lee, and A. Dodabalapur, “Solution-processed zinc–tin oxide thin-film transistors with low interfacial trap density and improved performance,” Appl. Phys. Lett., 96, 243501, 2010.
[33] H. Y. Jung, Y. Kang, A. Y. Hwang, C. K. Lee, S. Han, D. -H. Kim, J. -U. Bae, W. -S. Shin, and J. K. Jeong, “Origin of the improved mobility and photo-bias stability in a double-channel metal oxide transistor,” Sci. Rep., 4, 3765, 2014.
[34] Y. S. Rim , H. Chen , X. Kou , H. -S. Duan , H. Zhou , M. Cai , H. J. Kim , and Y. Yang, “Boost Up Mobility of Solution-Processed Metal Oxide Thin-Film Transistors via Confining Structure on Electron Pathways,” Adv. Mater., 26, 4273, 2014.
[35] J. H. Choi, J. -H. Yang, S. Nam, J. -E. Pi, H. -O. Kim, O-S, Kwon, E. -S. Park, C. -S. Hwang, and S. H. Cho, “InZnO/AlSnZnInO Bilayer Oxide Thin-Film Transistors With High Mobility and High Uniformity,” IEEE Electron Device Lett., 37, 1295, 2016.
[36] S. Nam, J. -H. Yang, S. H. Cho, J. Choi, O. -S Kwon, E. -S. Park, S. -J. Lee, K. -I. Cho, J. Jang, and C. -S. Hwang, “Solution-processed indium-free ZnO/SnO2 bilayer heterostructures as a low-temperature route to high-performance metal oxide thin-film transistors with excellent stabilities,” J. Mater. Chem. C., vol. 4, pp. 11298-11304, 2016.
[37] Schroeder DK., “Semiconductor material and device characterization, 2nd ed.,” New York: Wiley, 1998.
[38] Liou JJ, Ortiz-Conde A, Garc Sanchez FJ., “Analysis and design of MOSFETs: modeling, simulation and parameter extraction,” New York, USA: Kluwer Academic Publishers, 1998.
[39] Haddara H., “Characterization methods of submicron MOSFETs,” New York, USA: Kluwer Academic Publishers, 1996.
[40] A. Ortiz-Conde, F.J. Garc Sanchez, J.J. Liou, A. Cerdeira, M. Estrada, Y. Yue, “A review of recent MOSFET threshold voltage extraction methods,” Microelectronics Reliability, 42, pp. 583-596, 2002.
[41] P. Barquinha *, A. Pimentel, A. Marques, L. Pereira, R. Martins, E. Fortunato, “Influence of the semiconductor thickness on the electrical properties of transparent TFTs based on indium zinc oxide,” Journal of Non-Crystalline Solids, 352(9-20), 1749–1752, 2006.
[42] X.F. Chen, G. He, M. Liu, J.W. Zhang, B. Deng, P.H. Wang, M. Zhang, J.G. L, Z.Q. Sun, “Modulation of optical and electrical properties of sputtering-derived amorphous InGaZnO thin films by oxygen partial pressure,” Journal of Alloys and Compounds, 615, 636–642, 2014.
[43] Wu Y. H., Yang M. Y., Chin A., and Chen W. J., “Electrical characteristics of high quality La2O3 dielectric with equivalent oxide thickness of 5 Å,” IEEE Electron Device Lett., 21, 341, 2000.
[44] Lin S. H., Liu S. L., Yeh F. S., and Chin A, “Low Vt TaN/HfLaO n-MOSFETs using low temperature formed source-drain junctions,” IEEE Electron Device Lett., 30, 75, 2009.
[45] Shih C. W., and Chin A., “Remarkably High Mobility Thin-Film Transistor on Flexible Substrate by Novel Passivation Material,” Scientific Reports, 7, 1, 2017.
連結至畢業學校之論文網頁點我開啟連結
註: 此連結為研究生畢業學校所提供,不一定有電子全文可供下載,若連結有誤,請點選上方之〝勘誤回報〞功能,我們會盡快修正,謝謝!
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
無相關期刊