跳到主要內容

臺灣博碩士論文加值系統

(216.73.216.20) 您好!臺灣時間:2026/07/15 16:22
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:吳永茂
研究生(外文):Yung-Mao Wu
論文名稱:在有機薄膜電晶體低溫製程下利用常壓式電漿技術沉積閘極二氧化矽
論文名稱(外文):Low Temperature Processes of Organic Thin-Film Transistor with Gate Dielectric of Silicon Dioxide Deposited by Scanning Atmospheric-Pressure Plasma Technology
指導教授:張國明
指導教授(外文):Kow-Ming Chang
學位類別:碩士
校院名稱:國立交通大學
系所名稱:電機學院微電子奈米科技產業專班
學門:工程學門
學類:材料工程學類
論文種類:學術論文
論文出版年:2007
畢業學年度:96
語文別:英文
論文頁數:50
中文關鍵詞:OTFT
外文關鍵詞:Ogranic thin film transistor
相關次數:
  • 被引用被引用:0
  • 點閱點閱:182
  • 評分評分:
  • 下載下載:8
  • 收藏至我的研究室書目清單書目收藏:0
我們已經成功地利用大氣壓電漿技術在有機薄膜電晶體低溫製程下沉積閘極矽氧化物,大氣壓電漿技術的優點是可以在一般正常氣壓下沉積矽氧化物,並且也可以應用在低溫製程下適合軟性電子製程條件,在這次研究中,我們的有機薄膜電晶體操作電壓小於-5伏特,利用MIM的結構量出絕緣層在0.5 MV/cm的崩潰電場下漏電流大約在9×10-8 A/cm2,在可携式的電子產品上低的操作電壓與低的漏電流是必要的條件,對於沒有定義有機半導體的主動成區域比有定義有機半導體的主動層區域的漏電流特性大,而且對於有沉積HMDS的元件比沒有沉積HMDS的元件的漏電流特性大。
We have successfully fabricated pentacene-based organic thin film transistor at a low temperature process with silicon oxide as a gate dielectric deposited by atmospheric-pressure plasma technology (APPT). The major merit of scanning atmospheric-pressure plasma technology was low deposition temperature at one standard atmosphere which was suitable for the application of flexible electrons. The organic thin film transistor demonstrated in this study could operate at the voltage less than -5V and the leakage current of silicon oxide dielectric with MIM structure is about 9×10-8A/cm2 at 0.5 MV/cm. The low operation voltage and low leakage current properties are required in portable applications. Leakage current of not define pentacene region is higher than define pentacene region. And leakage current of have HMDS is higher than not have HMDS.
Contents

Chinese Abstract………………………………………………………i
English Abstract………………………………………………………ii
Acknowledgement (in Chinese)……………………………………iii
Contents…………………………………………………………………iv
Table Captions………………………………………………………vi
Figure Captions………………………………………………………vii

Chapter 1 Introduction
1.1 Application and Motivation of Organic Thin Film Transistor (OTFT)……………………………………………………1
1.2 Issues for fabrication OTFT structures………………………………………………………………2
1.2.1 Organic semiconductor material……………………………3
1.2.2 Source/Drain contact…………………………………………5
1.2.3 High dielectric constant insulator………………………5
1.2.4 Active region pattern…………….…………………………6
1.2.5 Passivation……………………………………………………6
1.2.6 Surface treatment………………………………………………7
1.2.7 Device treatment………………………………………………8
1.3 Gate dielectric for organic and inorganic materials …………………………………………………………………………8
1.4 Introduction of APPT ….……………………………………9
1.5 Thesis Organization…..……………………………………10
Chapter 2 Experiment
2.1 Silicon oxide deposited with E-gun and SAPPT equipments on the metal insulator semiconductor (MIS) structure………17
2.2 Silicon oxide deposited with effect of substrate temperature by SAPPT on the metal insulator metal (MIM) structure………………………………………………………………17
2.3 Deposition of silicon oxide dielectric under room temperature on amorphous silicon metal insulator metal (a-Si MIM) structure……………………………………………………18
2.4 Fabricated processes of organic thin film transistor (OTFT)…………………………………………………………………………19
2.5 Characteristic measurement of devices…………………………………………………………………20
Chapter 3 Results and Discussion
3.1Silicon oxide dielectric layer quality analysis and appraisal.…………………………………………………………27
3.1.1 MIS………………………………………………………………27
3.1.2 MIM…………………………………………………………28
3.1.3 a-Si MIM……………………………………………………28
3.2 Determination of Threshold voltage and Mobility…………..…..…….……29
3.3 OTFT electric characteristics analysis and discussion……………………………………………………………29
3.4 Leakage current characteristic of OTFT discussion in various structures.…………………………………………………30
Chapter 4 Conclusion
4.1 Conclusions…..…………………………………………………47
4.2 Future work………………………………………………………48

Reference………………………………………………………………49
1. M. Shtein, J. Mapel, J. B. Benziger, and S. R. Forrest, Appl. Phys. Lett., 81 (2002) 268.
2. C.D. Dimitrakopoulos, D.J. Mascaro, IBM J. Res. Dev. 45 (1) (2001) 11.
3. F. M. Li, Y. Wu, and B. S. Ong, Appl. Phys. Lett., 90 (2007) 133514.
4. B. Carmen, J. Henri, and B. Staf, Organic Electronics 3 (2002) 65-72
5. Hsiao-Wen Zan, Kuo-Hsi Yen, Pu-Kuan Liu, Kuo-Hsin Ku, Chien-Hsun Chen, Jennchang Hwang Organic Electronics 8 (2007) 450–454.
6. J. Tardy, M. Erouel, A.L. Demanl, and V. Teodorescu, 2007 IEEE
7. J. B. Han, N. Wang, and Q. Q. Wang, Surface & Coating Technology 200 (2006) 4876-4878
8. J. Lee, J. H. Kim, and S. Im, J. Appl. Phys. 95 (2004) 3733
9. Kazumasa Nomoto, Nobukazu Hirai, Nobuhide Yoneya,Noriyuki Kawashima, Makoto Noda, Masaru Wada, Jiro Kasahara, IEEE Trans. Electron Dev. 52 (2005) 1519
10. Qing Cao, Zheng-Tao Zhu, Maxime G. Lemaitre, Ming-Gang Xia, Appl. Phys. Lett. 88 (2006) 113511.
11. Guangming Wang, Daniel Moses, Alan J. Heeger, Hong-Mei Zhang, Mux Narasimhan, R.E. Demaray, J. Appl. Phys.95 (2004) 316.
12. Jin Y, Rang Z, Nathan M I, Newman C R and Frisbie C D 2004 Appl. Phys. Lett. 85 4406.
13. Deman A L and Tardy J 2005 Org. Electron. 6 78.
14. Fritz S E, Kelley T W and Frisbie C D 2005 J. Phys. Chem. B 108 10574.
15. Current Applied Physics 5 (2005) 348–350.
16. D.A Buchanan, IBMJ. Res and Develop, vol.43, pp.245, 1999
17. F. C. Chen, C.W. Chu, and Y. Yang Appl. Phys. Lett., 85 (2004) 15
18. S. W. Cho, D. S. Park, W.C. Jang, and C-N Whang , Journal of Applied Physics 102 (2007).
19. H. Sirringhaus, P. J. Brown, R. H. Friend, M. M. Nielsen, K. Bechgaard, B. M. W. Langeveld-Voss, A. J. H. Spiering, R. A. J. Janssen, E. W. Meijer, P. Herwig, and D. M. de Leeuw, Nature, 401 (1999) 685
20. D. J. Gundlach, L. L. Jia, and T. N. Jackson, IEEE Electron Device Lett. 22 (2001) 571.
21. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, New York, (1998), p. 11.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
無相關論文
 
1. 以離子植入矽化物技術製作在矽化鎳與矽介面處低溫摻雜活化的相關研究
2. 電漿處理氧化鋁鉿閘極介電層之研究
3. 具備新穎自我對準升高式源/汲極結構之低溫複晶矽薄膜電晶體元件之開發與寬通道效應之研究
4. 低溫下利用大氣電漿沉積二氧化矽薄膜作為有機薄膜電晶體之閘極絕緣層在不同基本製程參數之研究
5. 利用大氣常壓電漿輔助化學氣相沉積製備氧化鋅系透明電極與氧化鋅/銦鎵鋅氧薄膜電晶體應用之特性研究
6. 雙重電漿處理技術應用於具高介電常數閘極絕緣層的金屬-絕緣層-半導體電容及低溫多晶矽薄膜電晶體之特性研究
7. 利用陽極電極的調變來改善氧化鉿薄膜之電阻式轉換記憶體其單極操作特性研究
8. 以噴射式大氣電漿在低溫下開發高品質二氧化矽應用在低電壓操作之有機薄膜電晶體之研究
9. 大氣電漿技術對有機薄膜電晶體特性改善之研究
10. 以NafionTM/PR包埋結構作為REFET參考場效電晶體感測層之研究
11. 沉積後電漿處理對鉿類高介電常數材料熱穩定性之影響
12. 寬通道側向電流效應之研究與新穎薄膜電晶體結構之開發
13. 應用在低介電常數金屬層間介電質的旋轉式塗佈HSQ之特性研究
14. 用電子迴旋共振化學氣相沈積技術以矽烷,氧及四氟化碳成長低介電常數氟氧化矽層之研討
15. 大氣電漿輔助化學氣相沉積製備高品質氧化銦鎵鋅薄膜並應用於薄膜電晶體液晶顯示器之研究