臺灣博碩士論文加值系統

在傳統濾波器,我們經常需求取捨在低電壓和高動態範圍之間，壓縮的濾波器可以解決這一個問題，本篇論文描述CMOS Pseudo指數電路應用於對數領域濾波器，所有MOSFET操作於飽和區，並得高頻域。
濾波器使用小晶片面積和更少MOSFET顆數，濾波器操作電壓3V，截止頻率從3MHz到10MHz，逸散功率1.06mW。
我們先採用Hspice來模擬對數濾波器的諸多特性，以確保該電路設計的準確性及作為設計佈局的參考。在完整的模擬與分析之後，將使用0.35um CMOS 製程製作晶片。

On traditional filters, we usually need a trade off between low-voltage and high dynamic range. The companding filters may solve this problem. This thesis presents a pseudo-exponential third-older low pass filter. All MOSFETs are operated in saturated region to obtain high frequency.
The filter has small chip area and less MOSFETs. The filter has supply voltage of 3V, has cutoff frequency of 3MHz to 10MHz, and 1.06mW power dissipation.
We will first employ Hspice to simulate the log-domain filter to ensure the correctness of the circuit and make it a reliable reference with the circuit layout. After summarizing all the simulations and analyses, the chip has been fabricated with 0.35um CMOS technology.

Chapter1 Introduction..................................................... 1
1.1 Background .........................................................1
1.2 log-domain Filter ..................................................2
1.3 Motivation........................................................................3
1.4 Thesis Organization ...........................................4
Chapter2 Previous Log Filter.................................. 5
2.1 Design Log Filter Circuit .............................................5
2.2 BJT Log-Domain Filter ............................................8
2.3 Bipolar Transistor in Standard CMOS Process ...10
2.4 CMOS Weak Inversion Log-Domain Filter .......12
2.5 The Pseudo-Exponential Filter ........................14
2.5.1 The First-Order Filter ......................................14
2.5.2 The Second-Order Filter ....................................17
Chapter3 The Proposed Circuit...............................18
3.1 The Proposed Third-Order Log-domain Filter .....18
3.2 Positive Transconductance ....................................19
3.3 Negative Transconductance ...................................20
3.4 I/V converter ..............................................................21
3.5 V/I converter ................................................................22
3.6 Transfer Function .............................................24
Chapter4 Simulation and Measurement Results of the Proposed Filter....... 28
4.1 The Circuit Implement, Layout & Specifics ..........28
4.2 Testing method & Measurement circuit ...............31
4.3 Frequency Response ................................32
4.5 Total Harmonic Distortion ...............................35
4.6 Comparisons ..................................................36
Chapter5 Conclusion...................................................... 38
References............................................................... 39

[1] Y. Tsividis, “Externally linear time-invariant systems and their applications to
companding signal processors”, IEEE TCAS-II, vol. 44, no. 2, pp. 65-85, Feb.
1997.
[2] R. W. Adams, “Filtering in the log-domain”, In 63rd AES Conf., New York, 1979.
[3] D. R. Frey, “Log-domain filtering: an approach to current-mode filtering”, IEE
Proceedings G, vol. 140, pp. 406-416, 1993.
[4]C. Toumazou, J. Ngarmnil and T. S. Lande, “Micropower log-domain filter for
electronic cochlea” Electronics Letters, Vol. 30 No. 22, pp. 1839-1841, 27th Oct.
1994.
[5] N. Krishnapural, Y. Tsividis, “A Micropower Log-Domain filter using Enhanced
Lateral PNPs in a 0.25 um CMOS Process”, Symposium on VLSI Circuits Digest
of Technical Papers, pp.179~182, June 2001.
[6] Q. H. Duong, T. K. Nguyen, H. N. Duong, S.G. Lee, “Ultra low-voltage and
low-power dB-linear V-I converter using composite NMOS transistors”, IEEE
Electron Devices and Solid-State Circuits, pp. 101-104, Dec. 2003.
[7] Q. H. Duong, S.G. Lee, “A low-voltage low-power high dB-linear and all CMOS
exponential V-I conversion circuit”, IEEE Digest of Papers, pp. 683–686, June
2005.
[8] D. Frey,“C-LOG DOMAIN FILTERS”,IEEE/Digital Object Identifier
10.1109/ISCAS,Vol. 1 No. 28-31, pp. 176-179, May 2000.
[9] Ali Kircay,”A novel first-order log-domain allpass filter”, Int.J. Electron.
Commun. March 2005
[10] Zhan Xu; El-Masry, E.I.;Circuits and Systems, “Synthesis of log-domain filter
with well-defined operating point”.2004. Proceedings of the 2004 International
Symposium.
[11] W. Himmelbauer, A.G. Andreou, “Log-Domain Circuits in Subthreshold MOS”,
The 40th Midwest Symposium on Circuits and Systems, CAS, vol. 1, pp. 26-30,
3-6 Aug. 1997.
[12] Quoc-Hoang Duong; Trung-Kien Nguyen; Sang-Gug Lee; “All CMOS
Exponential Function Generator with tunable input and output range”,
Micro-NanoMechatronics and Human Science, 2005 IEEE .
[13] G. J. Yu, B.D. Liu, Y.C. Hsu, and C.Y. Huang, “Design of log domain low-pass
filters by MOSFET square law”, The Second IEEE Asia Pacific Conf. on ASICs,
pp. 9-12, 28th-30th Aug. 2000.
[14] N.S. Nise, “Control Systems Engineering”, Reading, MA:Addison-Wesley, 1995.
[15] A.J. Lopez-Martin, C.A.D.L.C. Blas, A. Carlosena, “1.2-V 5u/W class-AB
CMOS log-domain integrator with multidecade tuning”, IEEE Trans. Circuits
and Systems II, Vol. 52 Issue 10, pp. 665-668, Oct. 2005.
[16] J. Veerendra Kumar and K. Radhakrishna Rao , ”A Low-Voltage Low Power
CMOS Companding Filter”, in Proc. 16th Int. Conf. on VLSI Design, pp.
309-314, 4th-8th Jan. 2003.
[17] Mourad N. El-Gamal,Member, IEEE, and Gordon W.Roberts , Member , IEEE,
“A 1.2-V N-P-N-only Integrator for Log-Domain Filtering” ANALOG AND
SIGNAL PROCESSING,VOL.49,NO.4,APRIL 2002.