|
[1] Keith Newman, “BGA Brittle Fracture-Alternative Solder Joint Integrity Test Methods,” Electronic Components and Technology Conference, pp. 1194-1201, 2005. [2] Yi-Shao Lai, Ping-Fong Yang, Chang-Lin Yeh, Heng-Yu Kung, “Board-Level Reliability of Chip-Scale Packages Subjected to JEDEC Drop Test Condition,” In Proceedings of IMAPS Taiwan 2005 International Technical Symposium, pp. 50-55, 2005. [3] Dave Reiff and Edwin Bradley, “A Novel Mechanical Shock Test Method to Evaluate Lead-Free BGA Solder Joint Reliability,” Electronic Components and Technology Conference, pp. 1519-1525, 2005. [4] Yi-Shao Lai*, Hsiao-Chuan Chang, Chang-Lin Yeh, “Evaluation of Solder Joint Strength Using Ball Impact Test, “In Proceedings of IMAPS Taiwan 2006 International Technical Symposium, pp. 208-214, Taipei, Taiwan. [5] 鍾文仁、陳佑任,IC封裝製程與CAE應用,全華科技圖書股份有限公司,2005。 [6] J. H. Lau, “Ball Grid Array Technology,” McGraw-Hill, 1995. [7] J. H. Lau, C. P. Wong, J. L. Prince, Wataru Nakayama, “Electronic Packaging: Design, Materials, Process, and Reliability,” McGraw-Hill, 1998. [8] H. K. Charles, Jr., and G. V. Clatterbaugh, 1990, ‘‘Solder Joint Reliability—Design Implications from Finite Element Modeling and Experimental Testing,’’ASME J. Electron. Packag., 112, No. 2, pp. 135–146. [9] J. H. Lau, and D. W. Rice, 1986, ‘‘Effects of Interconnection Geometry on Mechanical Responses of Surface Mount Component,’’ Proc., 2nd IEEE International Electronic Manufacturing Technology Symposium, San Francisco, CA, pp. 205–217. [10] F. J. Liotine, 1988, ‘‘The Importance of Solder Volume and Its Control in Reducing Solder Joint Fatigue ~For Large TCE Differences!,’’ Surface Mount ’88, SMTA. [11] A. J. Rafanelli, 1989, ‘‘Solder Fillet Height Criteria for Surface Mounted Chip Components,’’ ASME J. Electron. Packag., 111, No. 4, pp. 299–302. [12] M. K. Shah, 1990, ‘‘Analysis of Parameters Influencing Stresses in the Solder Joint of Leadless Chip Capacitors,’’ ASME J. Electron. Packag., 112, No. 2, pp. 147–153. [13] L. S. Goldmann, 1969, ‘‘Geometric Optimization of Controlled Collapse Interconnections,’’ J. IBM Res. Develop, 13, pp. 251–265. [14] M. Ohshima, A. Kenmotsu, and I. Ishi, 1982, ‘‘Optimization of Micro-Solder Reflow Bonding for the LSI Flip Chip,’’ Proc. 2nd Annual Intl. Electronics Packaging Soc. Conf., pp. 481–488. [15] M. Ohshima, R. Satoh, K. Hirota, and I. Ishi, 1985, ‘‘New MicroSoldering Technology and Its Application to VLSI,’’ Proc. 1st IEEE CHMT Symposium, CHMT Tokyo ’84, published in Aug., pp. 165–170. [16] R. Satoh, M. Ohshima, H. Komura, I. Ishi, and K. Serizawa, 1983, ‘‘Development of a New Micro-Solder Bonding Method of VLSIs,’’ Proc. 3rd Annual Intl. Electronics Packaging Soc. Conf., pp. 455–461. [17] R. Satoh, M. Ohshima, K. Hirota, and I. Ishi, 1987, ‘‘Optimum Bonding Shape Control of Micro-Solder Joint of IC and LSI,’’ J. Jpn. Inst. Met., 51, No. 6, pp. 553–560. [18] R. H. Katyl, and W. T. Pimbley, 1992, ‘‘Shape and Force Relationships for Molten Axisymmetric Solder Connections,’’ ASME J. Electron. Packag., 114, No. 3, pp. 336–341. [19] B. Yost, J. McGroarty, P. Borgesen, and C. Y. Li, 1993, ‘‘Shape of a Nonaxisymmetric Liquid Solder Drop Constrained by Parallel Plates,’’ IEEE Trans. Compon., Hybrids, Manuf. Technol., 16, pp. 523–526. [20] K. A. Brakke, 1996, Surface Evolver Manual, Version 2.01. The Geometry Center. University of Minnesota. [21] L. M. Racz, and J. Szekely, 1993, ‘‘Determination of Equilibrium Shapes and Optimal Volume of Solder Droplets in the Assembly of Surface Mounted Integrated Circuits,’’ Suri Kagaku, 33, No. 2, pp. 336–342. [22] T. J. Singler, X. Zhang, and K. A. Brakke, 1996, ‘‘Computer Simulation of Solder Bridging Phenomena,’’ ASME J. Electron. Packag., 118, No. 3, pp. 122–126. [23] K. N. Chiang, C. M. Liu, ”Analysis of Reflow Geometry for The Hybrid-Pad-Shapes System of Ball Grid Array Packages,” Department of Power Mechanical Engineering, National Tsing Hua University [24] K. N. Chiang, W. L. Chen, 1998, "Electronic Packaging Reflow Shapes Prediction for the Solder Mask Defined Ball Grid Array", ASME Journal of Electronic Packaging, Vol. 120, pp. 175-178. [25] 李業松,”上板級封裝體之掉落及溫度循環疲勞實驗與分析”,國立中山大學機械與機電工程研究所碩士論文,2007。 [26] 許宏達、葉冠麟、蔡靜宜、謝雅玉、葉昶麟、賴逸少,日月光集團研發中心核心實驗室,” 電子構裝元件載重於上板過程對錫球形變的關聯性探討”,中華民國力學學會第三十一屆全國力學會議 ,2007。
|